 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PFS123 데이터시트(PDF) 37 Page - PADAUK Technology. |
|
|
|||||||||||||||||||||||||||||
PFS123 데이터시트(HTML) 37 Page - PADAUK Technology. |
|
|
37 / 104 page  PFS123 8bit MTP MCU with 12-bit R-Type ADC ©Copyright 2020, PADAUK Technology Co. Ltd Page 37 of 104 PDK-DS-PFS123-EN_V000-Aug. 26, 2020 5.4.6. System Clock Switching After IHRC calibration, user may want to switch system clock to a new frequency or may switch system clock at any time to optimize the system performance and power consumption. Basically, the system clock of PFS123 can be switched among IHRC, ILRC and EOSC by setting the clkmd register at any time; system clock will be the new one after writing to clkmd register immediately. Please notice that the original clock module can NOT be turned off at the same time as writing command to clkmd register. The examples are shown as below and more information about clock switching, please refer to the “Help” -> “Application Note” -> “IC Introduction” -> “Register Introduction” -> CLKMD”. Case 1: Switching system clock from ILRC to IHRC/2 … // system clock is ILRC CLKMD.4 = 1; // turn on IHRC first to improve anti-interference ability CLKMD = 0x34 ； // switch to IHRC/2, ILRC CAN NOT be disabled here // CLKMD.2 = 0 ； // if need, ILRC CAN be disabled at this time … Case 2: Switching system clock from ILRC to EOSC … // system clock is ILRC CLKMD = 0xA6 ； // switch to IHRC ，ILRC CAN NOT be disabled here CLKMD.2 = 0 ； // ILRC CAN be disabled at this time … Case 3: Switching system clock from IHRC/2 to ILRC … // system clock is IHRC/2 CLKMD = 0xF4 ； // switch to ILRC ，IHRC CAN NOT be disabled here CLKMD.4 = 0 ； // IHRC CAN be disabled at this time … Case 4: Switching system clock from IHRC/2 to EOSC … // system clock is IHRC/2 CLKMD = 0XB0 ； // switch to EOSC ，IHRC CAN NOT be disabled here CLKMD.4 = 0 ； // IHRC CAN be disabled at this time … Case 5: Switching system clock from IHRC/2 to IHRC/4 … // system clock is IHRC/2, ILRC is enabled here CLKMD = 0X14 ； // switch to IHRC/4 … Case 6: System may hang if it is to switch clock and turn off original oscillator at the same time … // system clock is ILRC CLKMD = 0x30 ； // CAN NOT switch clock from ILRC to IHRC/2 and turn off ILRC oscillator at the same time |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
