전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SST26VF064BEUI 데이터시트(PDF) 4 Page - Microchip Technology

부품명 SST26VF064BEUI
상세설명  64 Mbit Serial Quad I/O (SQI) Flash Memory with EUI-48??and EUI-64??Identifier
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SST26VF064BEUI 데이터시트(HTML) 4 Page - Microchip Technology

  SST26VF064BEUI Datasheet HTML 1Page - Microchip Technology SST26VF064BEUI Datasheet HTML 2Page - Microchip Technology SST26VF064BEUI Datasheet HTML 3Page - Microchip Technology SST26VF064BEUI Datasheet HTML 4Page - Microchip Technology SST26VF064BEUI Datasheet HTML 5Page - Microchip Technology SST26VF064BEUI Datasheet HTML 6Page - Microchip Technology SST26VF064BEUI Datasheet HTML 7Page - Microchip Technology SST26VF064BEUI Datasheet HTML 8Page - Microchip Technology SST26VF064BEUI Datasheet HTML 9Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 81 page
background image
 2015-2018 Microchip Technology Inc.
DS20006138A-page 4
SST26VF064BEUI
2.0
PIN DESCRIPTION
FIGURE 2-1:
PIN DESCRIPTION FOR 8-LEAD SOIJ
FIGURE 2-2:
PIN DESCRIPTION FOR 8-CONTACT WDFN
TABLE 2-1:
PIN DESCRIPTION
Symbol
Pin Name
Functions
SCK
Serial Clock
To provide the timing of the serial interface.
Commands, addresses, or input data are latched on the rising edge of the clock
input, while output data is shifted out on the falling edge of the clock input.
SIO[3:0]
Serial Data
Input/Output
To transfer commands, addresses, or data serially into the device or data out of
the device. Inputs are latched on the rising edge of the serial clock. Data is
shifted out on the falling edge of the serial clock. The Enable Quad I/O (EQIO)
command instruction configures these pins for Quad I/O mode.
SI
Serial Data Input
for SPI mode
To transfer commands, addresses or data serially into the device. Inputs are
latched on the rising edge of the serial clock. SI is the default state after a power
on reset.
SO
Serial Data Output
for SPI mode
To transfer data serially out of the device. Data is shifted out on the falling edge
of the serial clock. SO is the default state after a power on reset.
CE#
Chip Enable
The device is enabled by a high to low transition on CE#. CE# must remain low
for the duration of any command sequence; or in the case of Write operations,
for the command/data input sequence.
WP#
Write Protect
The WP# is used in conjunction with the WPEN and IOC bits in the Configura-
tion register to prohibit write operations to the Block-Protection register. This pin
only works in SPI, single-bit and dual-bit Read mode.
1
2
3
4
8
7
6
5
CE#
SO/SIO1
WP#/SIO2
VSS
VDD
HOLD/SIO3
SCK
SI/SIO0
Top View
25119 08-soic S2A P1.0
1
2
3
4
8
7
6
5
CE#
SO/SIO1
WP#/SIO2
VSS
Top View
VDD
HOLD/SIO3
SCK
SI/SIO0
25119 08-wson QA P1.0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com