전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CY28344PVC 데이터시트(PDF) 8 Page - Cypress Semiconductor

부품명 CY28344PVC
상세설명  FTG for Intel Pentium 4 CPU and Chipsets
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CYPRESS [Cypress Semiconductor]
홈페이지  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY28344PVC 데이터시트(HTML) 8 Page - Cypress Semiconductor

Back Button CY28344PVC Datasheet HTML 4Page - Cypress Semiconductor CY28344PVC Datasheet HTML 5Page - Cypress Semiconductor CY28344PVC Datasheet HTML 6Page - Cypress Semiconductor CY28344PVC Datasheet HTML 7Page - Cypress Semiconductor CY28344PVC Datasheet HTML 8Page - Cypress Semiconductor CY28344PVC Datasheet HTML 9Page - Cypress Semiconductor CY28344PVC Datasheet HTML 10Page - Cypress Semiconductor CY28344PVC Datasheet HTML 11Page - Cypress Semiconductor CY28344PVC Datasheet HTML 12Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 22 page
background image
PRELIMINARY
CY28344
Document #: 38-07113, Rev. *A
Page 8 of 22
Bit 5
--
WD_TIMER4
These bits store the time-out value of the Watchdog timer.
The scale of the timer is determine by the pre-scaler. The
timer can support values from 150 ms – 4.8 sec when the
pre-scaler is set to 150 ms. If the pre-scaler is set to 2.5
sec, it can support a value from 2.5 – 80 seconds. When
the Watchdog timer reaches “0”, it will set the
WD_TO_STATUS bit and generate Reset if RST_EN_WD
is enabled.
1
Bit 4
--
WD_TIMER3
1
Bit 3
--
WD_TIMER2
1
Bit 2
--
WD_TIMER1
1
Bit 1
--
WD_TIMER0
1
Bit 0
--
WD_PRE_SCALER
0 = 150 ms
1 = 2.5 sec
0
Data Byte 8 (continued)
Bit
Pin#
Name
Pin Description
Power On
Default
Data Byte 9
Bit
Pin#
Name
Pin Description
Power On
Default
Bit 7
--
48MHz_DRV
48MHz and 24_48MHz clock output drive strength
0 = Normal
1 = High Drive
0
Bit 6
--
PCI_DRV
PCI clock output drive strength
0 = Normal
1 = High Drive
0
Bit 5
--
3V66_DRV
3V66 clock output drive strength
0 = Normal
1 = High Drive
0
Bit 4
--
RST_EN_WD
This bit will enable the generation of a Reset pulse when
a Watchdog timer time-out occurs.
0 = Disabled
1 = Enabled
0
Bit 3
--
RST_EN_FC
This bit will enable the generation of a Reset pulse after a
frequency change occurs.
0 = Disabled
1 = Enabled
0
Bit 2
--
WD_TO_STATUS
Watchdog Timer Time-out Status bit
0 = No time-out occurs (Read); Ignore (Write)
1 = time-out occurred (Read); Clear WD_TO_STATUS
(Write)
0
Bit 1
--
WD_EN
0 = Stop and re-load Watchdog timer
1 = Enable Watchdog timer. It will start counting down after
a frequency change occurs. Note: CY28344 will generate
system reset, reload a recovery frequency, and lock itself
into a recovery frequency mode after a Watchdog timer
time-out occurs. Under recovery frequency mode,
CY28344 will not respond to any attempt to change output
frequency via the SMBus control bytes. System software
can unlock CY28344 from its recovery frequency mode by
clearing the WD_EN bit.
0
Bit 0
--
Reserved
Reserved
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com