| 전자부품 데이터시트 검색엔진 |
|
ADL9006ACGZN-R7 데이터시트(PDF) 12 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADL9006ACGZN-R7 데이터시트(HTML) 12 Page - Analog Devices |
|
12 / 14 page ![]() ADL9006 Data Sheet Rev. 0 | Page 12 of 14 THEORY OF OPERATION The ADL9006 is a GaAs, pHEMT, MMIC low noise amplifier. The basic architecture of the ADL9006 is that of a single-supply, biased, cascode distributed amplifier with an integrated RF choke for the drain. A simplified schematic of this architecture is shown in Figure 37. RFIN VGG2 VDD RFOUT TRANSMISSION LINE TRANSMISSION LINE Figure 37. Architecture and Simplified Schematic Though the gate bias voltages of the upper field effect transistors (FETs) are set internally by a resistive voltage divider tapped off of VDD, the VGG2 pin is provided to allow the user an optional means of changing the gate bias of the upper FETs. Adjustment of the VGG2 pin voltage across the range of −2.0 V to +2.6 V changes the gate bias of the upper FETs, thus affecting gain changes, depending on the frequency (see Figure 17). |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |