| 전자부품 데이터시트 검색엔진 |
|
ADP1074ACCZ-R7 데이터시트(PDF) 17 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP1074ACCZ-R7 데이터시트(HTML) 17 Page - Analog Devices |
|
17 / 32 page ![]() Data Sheet ADP1074 Rev. D | Page 17 of 32 DETAILED BLOCK DIAGRAM Figure 13 shows a detailed block diagram of the ADP1074. VREG1 NGATE VIN CS 8V LDO DRV OSCILLATOR RT Q S R LOGIC AGND2 5V LDO VDD2 PGOOD THERMAL LIMIT 1.10V LOGIC OVP VREF2 VREG2 VREF 1.2V VREG SR1 SR2 PWM LOGIC CONTROL PGATE DRV LOGIC AND DEAD TIME CTRL PGND2 PGND1 COMP AGND1 14V DRV VREG2 VREG2 VREG2 DRV MODE DMAX SS1 OV LLM THRESHOLD COMP DC 1.36V COMP FB gm AMPLIFIER 1.2VREF VREG2 CLAMP MAXIMUM CLAMP MINIMUM SS2 OCP RECOVERY SLOPE RAMP SYNC fOSC EN 1.2V 4µA 1µA Tx VREG OV BIAS OC THRESHOLD DETECT SECONDARY SIDE UVLO AND HANDOVER CONTROL FROM PRIMARY HANDOVER TO SECONDARY 1.36V Rx Tx Rx OV DETECT 6µA Figure 13. Detailed Block Diagram |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |