| 전자부품 데이터시트 검색엔진 |
|
MAS3506D 데이터시트(PDF) 43 Page - Micronas |
|
|
|||||||||||||||||||||||||||||
MAS3506D 데이터시트(HTML) 43 Page - Micronas |
|
43 / 52 page ![]() PRELIMINARY DATA SHEET MAS 3506D Micronas 43 4.6.3.4. I2S Characteristics – SDO at T = TA, VSUP = 2.7 to 3.6 V, typ. values at TA =27°C, VSUP = 3.0 V, CLKF = 14.725 MHz, duty cycle = 50 % Fig. 4–18: Serial output 4.6.3.5. Firmware Characteristics at T = TA, VSUP = 2.7 to 3.6 V, typ. values at TA =27°C, VSUP = 3.0 V, CLKF = 14.725 MHz, duty cycle = 50 % Symbol Parameter Pin Name Min. Typ. Max. Unit Test Conditions tSOCLK I2S clock output period SOC 325 ns 48 kHz Stereo 32 bit/sample tSOISS I2S wordstrobe delay time after falling edge of clock SOC, SOI 0ns tSOODC I2S data delay time after falling edge of clock SOC, SOD 0ns H L H L H L TSOCLK TSOISS TSOISS TSOODC SOC SOI SOD Symbol Parameter Min. Typ. Max. Unit Test Conditions Synchronization Times tbcsync Synchronization on Broadcast Channel 216 432 ms tmpgsync Synchronization on MPEG bit streams 12..36 72 ms fs = 32 kHz, MPEG 2.5 Time constants tbcloop Buffer controlled loop time constant (see Fig. 2– 2 on page 8) 5 8 10 s step response tanc Validity of ancillary data after rising edge of MPEG-FRAME-SYNC signal 6ms tSCH Validity of SCH-data after rising edge of BC-FRAME-SYNC signal 400 ms Ranges PLLRange Tracking range of sampling clock recovery PLL −200 200 ppm |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |