전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LTC4230IGN 데이터시트(PDF) 17 Page - Linear Technology

부품명 LTC4230IGN
상세설명  Triple Hot Swap Controller with Multifunction Current Control
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LINER [Linear Technology]
홈페이지  http://www.linear.com
Logo LINER - Linear Technology

LTC4230IGN 데이터시트(HTML) 17 Page - Linear Technology

Back Button LTC4230IGN Datasheet HTML 13Page - Linear Technology LTC4230IGN Datasheet HTML 14Page - Linear Technology LTC4230IGN Datasheet HTML 15Page - Linear Technology LTC4230IGN Datasheet HTML 16Page - Linear Technology LTC4230IGN Datasheet HTML 17Page - Linear Technology LTC4230IGN Datasheet HTML 18Page - Linear Technology LTC4230IGN Datasheet HTML 19Page - Linear Technology LTC4230IGN Datasheet HTML 20Page - Linear Technology LTC4230IGN Datasheet HTML 21Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 36 page
background image
17
LTC4230
4230f
reduces, and the internal servo loop disengages. At the
end of the soft-start cycle (Time Point 8), all RESET
n are
high and all SLOW COMP
n are armed.
Power-Off Cycle
As shown at Time Point 9, an external hard reset is initiated
by pulling the ON pin low (VON < 1.234V). All GATEn pin
voltages are ramped to ground by the internal 200
µA
current sources, discharging CGATEn and turning off the
pass transistors. As CLOADn discharges, the output voltage
crosses FBCOMP
n’s threshold, signaling a “power bad”
condition at Time Point 10. RESET
n then asserts low.
1
3
7
6
5
8
4
FIRST TIMING CYCLE
20
µA PULL-UP
20
µA PULL-UP
LOAD CURRENT IS REGULATING AT 50mV/RSENSEn
4230 F06
NORMAL MODE
SECOND TIMING
CYCLE
CHECK FOR FILTER LOW (< VREF)
CHECK FOR FAULT HIGH (> VREF + 50mV)
2
CHECK FOR GATE
n < 0.25V
FAST COMPARATOR
ARMED
IF ON IS LOW AND
VFBn < 1.234V,
RESET 1, RESET 2 and RESET 3
PULL LOW, RESPECTIVELY
ON
TIMER
GATE
n
VOUTn
ILOADn
GATE
n
VOUTn
RESET 1
RESET 2,
RESET 3
10
µA PULL-UP
200
µA PULL-DOWN
SLOW COMPARATOR ARMED
9
10
POWER GOOD
(VFBn > 1.237V)
POWER BAD
(VFBn < 1.234V)
200
µA PULL-DOWN
Figure 6. Normal Power-Up Sequence (with Current Limiting in Second Timing Cycle)
FREQUENCY COMPENSATION AT SOFT-START
If the external gate input capacitance (CISS) is greater than
600pF, no external gate capacitor is required at GATE
n to
stabilize the internal current-limiting loop during soft-
start. Otherwise, connect an external gate capacitor be-
tween the GATE
n and GND pins to increase the total gate
capacitance above 600pF. The servo loop that controls the
external MOSFET during current limiting has a unity-gain
frequency of about 105kHz and phase margin of 80
° for
external MOSFET gate input capacitances to 2.5nF.
APPLICATIO S I FOR ATIO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com