전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

RA4M3 데이터시트(PDF) 40 Page - Renesas Technology Corp

부품명 RA4M3
상세설명  Armv8-M architecture with the main extension
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RA4M3 데이터시트(HTML) 40 Page - Renesas Technology Corp

Back Button RA4M3 Datasheet HTML 36Page - Renesas Technology Corp RA4M3 Datasheet HTML 37Page - Renesas Technology Corp RA4M3 Datasheet HTML 38Page - Renesas Technology Corp RA4M3 Datasheet HTML 39Page - Renesas Technology Corp RA4M3 Datasheet HTML 40Page - Renesas Technology Corp RA4M3 Datasheet HTML 41Page - Renesas Technology Corp RA4M3 Datasheet HTML 42Page - Renesas Technology Corp RA4M3 Datasheet HTML 43Page - Renesas Technology Corp RA4M3 Datasheet HTML 44Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 92 page
background image
Note:
200 ns minimum in Software Standby mode.
Note:
If the clock source is switched, add 4 clock cycles of the switched source.
Note 1. tPcyc indicates the PCLKB cycle.
Note 2. tNMICK indicates the cycle of the NMI digital filter sampling clock.
Note 3. tIRQCK indicates the cycle of the IRQi digital filter sampling clock.
tNMIW
NMI
Figure 2.17
NMI interrupt input timing
tIRQW
IRQ
Figure 2.18
IRQ interrupt input timing
2.3.6
I/O Ports, POEG, GPT, AGT, and ADC12 Trigger Timing
Table 2.22
I/O ports, POEG, GPT, AGT, and ADC12 trigger timing
GPT32 Conditions:
High drive output is selected in the Port Drive Capability bit in the PmnPFS register.
AGT Conditions:
Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.
Parameter
Symbol
Min
Max
Unit
Test conditions
I/O ports
Input data pulse width
tPRW
1.5
tPcyc
Figure 2.19
POEG
POEG input trigger pulse width
tPOEW
3
tPcyc
Figure 2.20
GPT
Input capture pulse width
Single edge
tGTICW
1.5
tPDcyc
Figure 2.21
Dual edge
2.5
GTIOCxY output skew
(x = 0 to 3, Y = A or B)
Middle drive buffer
tGTISK*1
4
ns
Figure 2.22
High drive buffer
4
GTIOCxY output skew
(x = 4 to 7, Y = A or B)
Middle drive buffer
4
High drive buffer
4
GTIOCxY output skew
(x = 0 to 7, Y = A or B)
Middle drive buffer
6
High drive buffer
6
OPS output skew
GTOUUP, GTOULO, GTOVUP,
GTOVLO, GTOWUP, GTOWLO
tGTOSK
5
ns
Figure 2.23
AGT
AGTIO, AGTEE input cycle
tACYC*2
100
ns
Figure 2.24
AGTIO, AGTEE input high width, low width
tACKWH, tACKWL
40
ns
AGTIO, AGTO, AGTOA, AGTOB output cycle
tACYC2
62.5
ns
ADC12
ADC12 trigger input pulse width
tTRGW
1.5
tPcyc
Figure 2.25
Note:
tPcyc: PCLKB cycle, tPDcyc: PCLKD cycle.
Note 1. This skew applies when the same driver I/O is used. If the I/O of the middle and high drivers is mixed, operation is not guaranteed.
Note 2. Constraints on input cycle:
RA4M3 Datasheet
2. Electrical Characteristics
R01DS0368EJ0120 Rev.1.20
Dec 2, 2020
Page 40 of 92



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com