| 전자부품 데이터시트 검색엔진 |
|
STM32WL55JC 데이터시트(PDF) 133 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32WL55JC 데이터시트(HTML) 133 Page - STMicroelectronics |
|
133 / 145 page ![]() DS13293 Rev 1 133/145 STM32WL55/54xx Electrical characteristics 135 Figure 27. SPI timing diagram - Slave mode and CPHA = 0 tv(SO) Data output valid time Slave mode, 2.7 < VDD < 3.6 V Range 1 - 10 13.5 ns Slave mode, 2.7 < VDD < 3.6 V Range 2 -17 18 Slave mode, 1.8 < VDD < 3.6 V Range 1 -10 20 Slave mode, 1.8 < VDD < 3.6 V Range 2 -17 24 tv(MO) Master mode (after enable edge) - 1 1.5 th(SO) Data output hold time Slave mode (after enable edge) 8 - - th(MO) Master mode (after enable edge) 0 - - 1. Guaranteed by characterization results. 2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI), that has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50 %. Table 95. SPI characteristics(1) (continued) Symbol Parameter Conditions Min Typ Max Unit (SI) MSB IN BIT1 IN LSB IN BIT6 OUT MSB OUT LSB OUT NSS input MOSI INPUT MISO OUTPUT (SI) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |