전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32WL55JC 데이터시트(PDF) 18 Page - STMicroelectronics

부품명 STM32WL55JC
상세설명  Multiprotocol LPWAN dual core 32-bit Arm® Cortex®-M4/M0 LoRa®, (G)FSK, (G)MSK, BPSK, up to 256KB Flash, 64KB SRAM
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32WL55JC 데이터시트(HTML) 18 Page - STMicroelectronics

Back Button STM32WL55JC Datasheet HTML 14Page - STMicroelectronics STM32WL55JC Datasheet HTML 15Page - STMicroelectronics STM32WL55JC Datasheet HTML 16Page - STMicroelectronics STM32WL55JC Datasheet HTML 17Page - STMicroelectronics STM32WL55JC Datasheet HTML 18Page - STMicroelectronics STM32WL55JC Datasheet HTML 19Page - STMicroelectronics STM32WL55JC Datasheet HTML 20Page - STMicroelectronics STM32WL55JC Datasheet HTML 21Page - STMicroelectronics STM32WL55JC Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 145 page
background image
Functional overview
STM32WL55/54xx
18/145
DS13293 Rev 1
3.6
Security memory management
The devices contain many security blocks both for the sub-GHz MAC layer and the Host
application, such as:
securable RNG
customer keys storage
secure Flash memory partition for CPU2 only access
secure SRAM partition, that can be accessed only by CPU2
securable sub-GHz radio sub-system
securable DMA channels
securable AES: 128-and 256-bit AES, supporting ECB, CBC, CTR, GCM, GMAC and
CCM chaining modes
securable PKA:
modular arithmetic including exponentiation with maximum modulo size of
3136 bits
elliptic curves over prime field scalar multiplication, ECDSA signature, ECDSA
verification with maximum modulo size of 521 bits
cyclic redundancy check calculation unit (CRC)
3.7
Boot modes
At startup, BOOT0 pin and BOOT1 option bit are used to select one of the following boot
options:
Boot from user Flash memory
Boot from boot system memory (where embedded bootloader is located)
Boot from embedded SRAM
Boot from system memory (where the embedded SFI is located)
The bootloader makes possible to download code from USART or SPI.
3.8
Global security controller (GTZC)
The GTZC includes the following sub-blocks:
TZSC: security controller
This sub-block defines the secure/privileged state of slave peripherals. It also controls
the unprivileged area size for the watermark memory peripheral controller (MPCWM).
TZIC: security illegal access controller
This sub-block gathers all illegal access events in the system and generates a secure
interrupt towards the secure CPU2 NVIC.
These sub-blocks are used to configure the system security and privilege such as:
on-chip Flash memory and RAM with programmable privileged protection on both
secure and non-secure memory areas
AHB and APB peripherals with programmable security and/or privileged access



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com