STM32WB35CCU6ATR datasheet(53/193 Pages) STMICROELECTRONICS

53 / 193 page

DS11929 Rev 10

53/193

STM32WB55xx STM32WB35xx

Functional overview

The RTC is functional in VBAT mode and in all low-power modes when it is clocked by the

LSE. When clocked by one of the LSIs, the RTC is not functional in VBAT mode, but is

functional in all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt

and wakeup the device from the low-power modes.

3.22

Inter-integrated circuit interface (I2C)

The devices embed two I2Cs. Refer to Table 14 for the features implementation.

The I2C bus interface handles communications between the microcontroller and the serial

I2C bus. It controls all I2C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:



I2C-bus specification and user manual rev. 5 compatibility:

–

Slave and master modes, multimaster capability

–

Standard-mode (Sm), with a bitrate up to 100 kbit/s

–

Fast-mode (Fm), with a bitrate up to 400 kbit/s

–

Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os

–

7-bit and 10-bit addressing mode, multiple 7-bit slave addresses

–

Programmable setup and hold times

–

Optional clock stretching



System Management Bus (SMBus) specification rev 2.0 compatibility:

–

Hardware PEC (packet error checking) generation and verification with ACK

control

–

Address resolution protocol (ARP) support

–

SMBus alert



Power System Management Protocol (PMBus™) specification rev 1.1 compatibility



Independent clock: a choice of independent clock sources allowing the I2C

communication speed to be independent from the PCLK reprogramming. Refer to

Figure 9: Clock tree.



Wakeup from Stop mode on address match



Programmable analog and digital noise filters



1-byte buffer with DMA capability

Table 14. I2C implementation

I2C features(1)

I2C1

I2C3

Standard-mode (up to 100 kbit/s)

Fast-mode (up to 400 kbit/s)

Fast-mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)

Programmable analog and digital noise filters

SMBus/PMBus hardware support

STM32WB35CCU6ATR 데이터시트(PDF) 53 Page - STMicroelectronics

STM32WB35CCU6ATR 데이터시트(HTML) 53 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL