| 전자부품 데이터시트 검색엔진 |
|
F2912 데이터시트(PDF) 22 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
F2912 데이터시트(HTML) 22 Page - Renesas Technology Corp |
|
22 / 24 page ![]() F2912 High Reliability SP2T RF Switch 22 F2912, Rev 3, 04/01/2016 EVKIT OPERATION The F2912 EVkit has a number of control features available. Please refer to the EVkit Application Circuit and EVkit Picture for connections to this part. All bias and logic controls are done using J7 as an interface. See Table 5 for the function of each pin on J7. Table 5: EVkit J7 Interface Table J7 PIN PIN NAME CONNECTIONS 1 VCC Pin to supply VCC from an external power supply. 2 GND Pin to supply GND from an external power supply. 3 ModeCTL Leave this pin open to select 1-pin control. A pull up resistor on the EVkit provides a logic high. If 2-pin control is desired, ground this pin by using a two pin shunt between this pin and pin 4 (GND). See Tables 1, 2, and 3 for 1-pin and 2-pin control logic. 4 GND Pin available to shunt to pin 3 to provide a logic low. 5 LogicCTL If using 1.8 V logic for CTL1 and CTL2, leave this pin open. A pullup resistor on the kit provides a logic high. If 3.3 V logic is used then ground this pin by using a two pin shunt between this pin and pin 6 (GND). 6 GND Pin available to shunt to pin 5 to provide a logic low. 7 CTL1 Used to control the switch state when using the 2-pin control method. Leave this pin open to allow the EVkit pullup resistor to provide a logic high. Connect to pin 8 (GND) with a two pin shunt if a logic low is desired. Actual logic levels applied to this pin depend on the setting of LogicCTL pin. This device can be damage if the incorrect logic level is applied to this pin. 8 GND Pin available to shunt to pin 7 to provide a logic low. 9 CTL2 Used to control the switch state when using the 1-pin or 2-pin control method. Leave this pin open to allow the EVkit pullup resistor to provide a logic high. Connect to pin 10 (GND) with a two pin shunt if a logic low is desired. Actual logic levels applied to this pin depend on the setting of LogicCTL pin. This device can be damage if the incorrect logic level is applied to this pin. 10 GND Pin available to shunt to pin 9 to provide a logic low. 11 1.8VSEL If using 3.3 V CTL1 and CTL2 logic, connect this pin to pin 12 (VCC) using a two pin shunt. If using 1.8 V logic then leave this pin open.* 12 VCC Internally connected on PCB to VCC on pin 1. 13 1.8VSEL If using 1.8 V CTL1 and CTL2 logic, connect this pin to pin 14 (1.8VSEL2) using a two pin shunt. If using 3.3 V logic then leave this pin open.* 14 1.8VSEL2 If using 1.8 V CTL1 and CTL2 logic, connect this pin to pin 13 (1.8VSEL) using a two pin shunt. If using 3.3 V logic then leave this pin open.* * Never configure the kit to have two pin shunts for both Pin 11 to Pin 12 and Pin 13 to Pin 14. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |