전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LAN7431 데이터시트(PDF) 55 Page - Microchip Technology

부품명 LAN7431
상세설명  Low Power PCIe to Gigabit Ethernet Controller with Integrated Ethernet MAC / PHY
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN7431 데이터시트(HTML) 55 Page - Microchip Technology

Back Button LAN7431 Datasheet HTML 51Page - Microchip Technology LAN7431 Datasheet HTML 52Page - Microchip Technology LAN7431 Datasheet HTML 53Page - Microchip Technology LAN7431 Datasheet HTML 54Page - Microchip Technology LAN7431 Datasheet HTML 55Page - Microchip Technology LAN7431 Datasheet HTML 56Page - Microchip Technology LAN7431 Datasheet HTML 57Page - Microchip Technology LAN7431 Datasheet HTML 58Page - Microchip Technology LAN7431 Datasheet HTML 59Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 77 page
background image
 2018-2019 Microchip Technology Inc.
DS00002631D-page 55
LAN7430/LAN7431
Note 7-10
Measured at line side of transformer, line replaced by 100
 (+/- 1%) resistor.
Note 7-11
Offset from 16nS pulse width at 50% of pulse peak.
Note 7-12
Peak to Peak, measured differentially.
Note 7-13
Min/max voltages guaranteed as measured with 100
 resistive load.
Note 7-14
Measured differentially following the twisted-pair model with a 100
 resistive load.
Note 7-15
5MHz square wave.
TABLE 7-8:
100BASE-TX TRANSCEIVER CHARACTERISTICS
Parameter
Symbol
Min
Typ
Max
Units
Notes
Peak Differential Output Voltage
ANSI X3.263 clause 9.1.2.2
VOUT
±0.95
-
±1.05
V
Note 7-10
Signal Amplitude Symmetry
ANSI X3.263 clause 9.1.4
VSS
-
2
%
Note 7-10
Signal Rise and Fall Time
ANSI X3.263 clause 9.1.6
TRF
3
-
5
nS
Note 7-10
Rise and Fall Symmetry
ANSI X3.263 clause 9.1.6
TRFS
-
-
0.5
nS
Note 7-10
Duty Cycle Distortion
ANSI X3.263 clause 9.1.8
DCD
±0.25
nS
Note 7-11
Overshoot and Undershoot
ANSI X3.263 clause 9.1.3
VOS
-
-
5
%
Output Jitter
ANSI X3.263 clause 9.1.9
0.7
1.4
nS
Note 7-12
Reference Voltage of ISET (using 6.04kΩ -
1% resistor)
VSET
0.65
V
TABLE 7-9:
10BASE-T/10BASE-Te TRANSCEIVER CHARACTERISTICS
Parameter
Symbol
Min
Typ
Max
Units
Notes
Transmitter Peak Differential Output Volt-
age
IEEE 802.3 clause 14.3.1.2.1
VOUT
10BASE-T
2.2
2.5
2.8
V
Note 7-13
VOUT
10BASE-Te
1.54
1.96
V
Note 7-13
Output Jitter
IEEE 802.3 clause 14.3.1.2.3
1.8
3.5
nS
Note 7-14
Signal Rise and Fall Time
TRF
25
nS
Receiver Differential Squelch Threshold
IEEE 802.3 clause 14.3.1.3.2
VDS
300
400
mV
Note 7-15
TABLE 7-10:
PCIe TRANSCEIVER CHARACTERISTICS
Parameter
Symbol
Min
Typ
Max
Units
Notes
Receiver Input Leakage
(terminations off)
III
2µA
Transmitter Input Leakage
III
25
µA
PCIe Clock Input Leakage
III
32
nA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com