| 전자부품 데이터시트 검색엔진 |
|
IMXRT1024IEC 데이터시트(PDF) 48 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMXRT1024IEC 데이터시트(HTML) 48 Page - NXP Semiconductors |
|
48 / 90 page ![]() i.MX RT1024 Crossover Processors Data Sheet for Industrial Products, Rev. 0, 11/2020 48 NXP Semiconductors Electrical characteristics Figure 24. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (Case B1) Figure 25. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (Case B2) 4.5.2.2 FlexSPI output/write timing The following sections describe output signal timing for the FlexSPI controller including control signals and data outputs. 4.5.2.2.1 SDR mode Table 43. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (Case B2) Symbol Parameter Min Max Unit — Frequency of operation — 166 MHz TSCKD Time from SCK to data valid — — ns TSCKD - TSCKDQS Time delta between TSCKD and TSCKDQS -1 1 ns Table 44. FlexSPI output timing in SDR mode Symbol Parameter Min Max Unit — Frequency of operation — 1661 MHz Tck SCK clock period 6.0 — ns TDVO Output data valid time — 1 ns TDHO Output data hold time -1 — ns TSCKD TSCKDQS SIO[0:7] DQS SCK TSCKD TSCK2DQS SCK2 SIO[0:7] DQS SCK |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |