| 전자부품 데이터시트 검색엔진 |
|
LR36685 데이터시트(PDF) 2 Page - Sharp Corporation |
|
|
|||||||||||||||||||||||||||||
LR36685 데이터시트(HTML) 2 Page - Sharp Corporation |
|
2 / 18 page ![]() 2 RJ21P3AA0PT PIN DESCRIPTION SYMBOL PIN NAME OD Output transistor drain OS Output signals ØRS Reset transistor clock ØV1A, ØV1B, ØV2, ØV3A, ØV3B, ØV4 Vertical shift register clock ØH1, ØH2 Horizontal shift register clock PW P-well GND Ground NC1, NC2, NC3, NC4, NC5 No connection Overflow drain OFD ABSOLUTE MAXIMUM RATINGS (TA = +25˚C) PARAMETER SYMBOL RATING UNIT Output transistor drain voltage VOD 0 to +18 V Reset gate clock voltage VØRS Internal output V Vertical shift register clock voltage VØV VPW to +18 V Horizontal shift register clock voltage VØH –0.3 to +12 V Voltage difference between P-well and vertical clock VPW-VØV –27 to 0 V Storage temperature TSTG –40 to +85 ˚C Ambient operating temperature TOPR –20 to +70 ˚C 2 NOTE NOTES : 1.Do not connect to DC voltage directly.When OFD is connected to GND, connect VOD to GND. Overflow drain clock is applied below 24 Vp-p. 2.Do not connect to DC voltage directly.When ØRS is connected to GND, connect VOD to GND. Reset gate clock is applied below 8 Vp-p. 3.When clock width is below 10 µs, and clock duty factor is below 0. 1%, voltage difference between vertical clocks will be below 26 V. 1 V Internal output VOFD Overflow drain voltage 3 V 0 to +18 VØV-VØV Voltage difference between vertical clocks |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |