| 전자부품 데이터시트 검색엔진 |
|
ADRF5024BCCZN-R7 데이터시트(PDF) 8 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADRF5024BCCZN-R7 데이터시트(HTML) 8 Page - Analog Devices |
|
8 / 13 page ![]() ADRF5024 Data Sheet Rev. C | Page 8 of 13 INPUT POWER COMPRESSION AND THIRD-ORDER INTERCEPT VDD = 3.3 V, VSS = −3.3 V, VCTRL = 0 V or VDD, and TCASE = 25°C for a 50 Ω system, unless otherwise noted. All of the large signal performance parameters were measured on the evaluation board. 10 12 14 16 18 20 22 24 26 28 30 0 5 10 15 20 25 30 35 40 FREQUENCY (GHz) Figure 13. Input P1dB vs. Frequency 20 25 30 35 40 45 50 55 60 0 5 10 15 20 25 30 35 40 FREQUENCY (GHz) Figure 14. Input IP3 vs. Frequency 10 12 14 16 18 20 22 24 26 28 30 10k 100k 1M 10M 100M 1G FREQUENCY (Hz) Figure 15. Input P1dB vs. Frequency (Low Frequency Detail) 20 25 30 35 40 45 50 55 60 10k 100k 1M 10M 100M 1G FREQUENCY (Hz) Figure 16. Input IP3 vs. Frequency (Low Frequency Detail) |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |