| 전자부품 데이터시트 검색엔진 |
|
L6982 데이터시트(PDF) 21 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6982 데이터시트(HTML) 21 Page - STMicroelectronics |
|
21 / 48 page ![]() 7 Closing the loop The following pictures shows the typical compensation network required to stabilize the system. Figure 23. Block diagram of the loop 7.1 GCO(s) control to output transfer function The accurate control to output transfer function for a buck peak current mode converter can be written as: GCOs =RLOAD∙gCS∙ 1 1+RLOAD∙TSW L ∙ mC∙ 1−D −0.5 ∙ 1+ sωZ 1+ sωP ∙FH s (7) Where RLOAD represents the load resistance, gCS the equivalent sensing trans-conductance of the current sense circuitry, ωP the single pole introduced by the power stage and ωZ the zero given by the ESR of the output capacitor. FH (s) accounts the sampling effect performed by the PWM comparator on the output of the error amplifier that introduces a double pole at one half of the switching frequency. ωZ= 1ESR∙COUT (8) ωP= 1 RLOAD∙COUT+mC∙ 1−D −0.5 L∙COUT∙fSW (9) Where: mC=1+SeSn Se=ISLOPE∙fSW Sn=VIN−VOUT L (10) Where ISLOPE is equal to 1 A. Sn represents the ON time slope of the sensed inductor current, Se the ON time slope of the external ramp that implements the slope compensation to avoid sub-harmonic oscillations at duty cycle over 50 %. The sampling effect contribution FH (s) is: L6982 Closing the loop DS13683 - Rev 1 page 21/48 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |