TLE94112ES datasheet(39/80 Pages) INFINEON

39 / 80 page

Data Sheet

1.0

2020-09-29

TLE94112ES

Serial Peripheral Interface (SPI)

Figure 14 Setup time from EN rising edge to first SPI communication

Figure 15 SPI Data Timing

7.1.1

Global Error Flag

A logic OR combination between Global Error Flag (GEF) and the signal present on SDI is reported on SDO

between a CSN falling edge and the first SCLK rising edge (Figure 13). GEF is set if a fault condition is detected

or if the device comes from a Power On Reset (POR).

Note:

The SDI pin of all devices in daisy chain or non daisy chain mode must be Low at the beginning of the

SPI frame (between the CSN falling edge and the first SCLK rising edge).

It is possible to check if the TLE94112ES has detected a fault by reading the GEF without SPI clock pulse

(Figure 16).

SPI

A) SPI message ignored

SPI

B) SPI message accepted

tSET

CSN

SCLK

SDI

tlead

tCSNH

tlag

SCLKH

SCLKL

tpCLK

tSDI_hold

SDO

tVASDO

tENSDO

tDISSDO

0.8VDD

0.2VDD

0.8VDD

0.2VDD

0.8VDD

0.2VDD

0.8VDD

0.2VDD

tSDI_setup

TLE94112ES 데이터시트(PDF) 39 Page - Infineon Technologies AG

TLE94112ES 데이터시트(HTML) 39 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

데이터시트 다운로드

링크 URL