전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

MCP3464R-E/ST 데이터시트(PDF) 90 Page - Microchip Technology

부품명 MCP3464R-E/ST
상세설명  Two/Four/Eight-Channel, 153.6 ksps, Low-Noise, 16-Bit Delta-Sigma ADCs with Internal Voltage Reference
PDF  118 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3464R-E/ST 데이터시트(HTML) 90 Page - Microchip Technology

Back Button MCP3464R-E/ST Datasheet HTML 86Page - Microchip Technology MCP3464R-E/ST Datasheet HTML 87Page - Microchip Technology MCP3464R-E/ST Datasheet HTML 88Page - Microchip Technology MCP3464R-E/ST Datasheet HTML 89Page - Microchip Technology MCP3464R-E/ST Datasheet HTML 90Page - Microchip Technology MCP3464R-E/ST Datasheet HTML 91Page - Microchip Technology MCP3464R-E/ST Datasheet HTML 92Page - Microchip Technology MCP3464R-E/ST Datasheet HTML 93Page - Microchip Technology MCP3464R-E/ST Datasheet HTML 94Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 118 page
background image
MCP3461/2/4R
DS20006404C-page 90
 2020-2021 Microchip Technology Inc.
8.1
ADCDATA REGISTER
Name
Bits
Address
Cof
ADCDATA
4/16/32
0x0
R
REGISTER 8-1:
ADCDATA: ADC CHANNEL DATA OUTPUT REGISTER
R-0
ADCDATA[15:0]
bit 15
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 15-0
ADCDATA[15:0]: ADC Output Code
The data are post-calibration if the EN_OFFCAL or EN_GAINCAL bits are enabled. The data can be
formatted in 16/32-bit modes depending on the DATA_FORMAT[1:0] bits setting (see Section 5.6
“ADC Output Data Format”).
The ADC Channel Data Output registers always contain the most recent A/D conversion data. The
register is updated at each data ready internal signal (it depends on the OSR and CONV_MODE
settings). The register is latched at the start of each SPI Read command. The register is double
buffered to avoid data loss. There is a small time delay, tDODR, after each data ready, where the user
has to wait for the data to be available. Otherwise, data corruption can occur (when the internal data
are refreshed).
When IRQ_MODE[1:0] = 1x, this register becomes a 4-bit wide register containing the MDAT output
codes, which are the outputs of the modulator that are represented by four comparator outputs
(COMP[3:0], see Section 5.4.2 “Modulator Output Block”).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com