전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

PCMD3140IRTER 데이터시트(PDF) 21 Page - Texas Instruments

Click here to check the latest version.
부품명 PCMD3140IRTER
상세설명  PCMD3140 Quad-Channel, PDM Input to TDM or I2S Output Converter
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

PCMD3140IRTER 데이터시트(HTML) 21 Page - Texas Instruments

Back Button PCMD3140IRTER Datasheet HTML 17Page - Texas Instruments PCMD3140IRTER Datasheet HTML 18Page - Texas Instruments PCMD3140IRTER Datasheet HTML 19Page - Texas Instruments PCMD3140IRTER Datasheet HTML 20Page - Texas Instruments PCMD3140IRTER Datasheet HTML 21Page - Texas Instruments PCMD3140IRTER Datasheet HTML 22Page - Texas Instruments PCMD3140IRTER Datasheet HTML 23Page - Texas Instruments PCMD3140IRTER Datasheet HTML 24Page - Texas Instruments PCMD3140IRTER Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 106 page
background image
1
0
N-1
N-1
N-2
1
0
Left
Slot-0
(Word Length : N)
Left
Slot-2 to Slot-3
(Word Length : N)
1
0
N-1
BCLK
SDOUT
n
th Sample
(n+1)
th Sample
1
0
N-1
N-1
1
0
Right
Slot-0
(Word Length : N)
Right
Slot-2 to Slot-3
(Word Length : N)
Left
Slot-0
(Word Length : N)
TX_OFFSET = 2
TX_OFFSET = 2
TX_OFFSET = 2
FSYNC
Figure 7-10. LJ Protocol Timing (TX_OFFSET = 2)
1
0
N-1
N-2
N-1
N-2
0
N-1
Left
Slot-1 to Slot-3
(Word Length : N)
1
0
N-1
N-2
BCLK
SDOUT
n
th Sample
(n+1)
th Sample
1
0
N-1
0
N-1
1
0
Right
Slot-1 to Slot-3
(Word Length : N)
Left
Slot-0
(Word Length : N)
1
0
0
N-1
N-2
FSYNC
Figure 7-11. LJ Protocol Timing (No Idle BCLK Cycles, TX_OFFSET = 0)
1
0
N-1
N-2
N-1
N-2
1
0
Left
Slot-0
(Word Length : N)
Left
Slot-2 to Slot-3
(Word Length : N)
1
0
N-1
N-2
BCLK
SDOUT
n
th Sample
(n+1)
th Sample
1
0
N-1
N-1
N-2
1
0
Right
Slot-0
(Word Length : N)
Right
Slot-2 to Slot-3
(Word Length : N)
Left
Slot-0
(Word Length : N)
FSYNC
TX_OFFSET = 1
TX_OFFSET = 1
TX_OFFSET = 1
Figure 7-12. LJ Protocol Timing (TX_OFFSET = 1 and BCLK_POL = 1)
For proper operation of the audio bus in LJ mode, the number of bit clocks per frame must be greater than or
equal to the number of active output channels (including left and right slots) times the programmed word length
of the output channel data. The device FSYNC high pulse must be a number of BCLK cycles wide that is greater
than or equal to the number of active left slots times the data word length configured. Similarly, the FSYNC low
pulse must be number of BCLK cycles wide that is greater than or equal to the number of active right slots times
the data word length configured. For a higher BCLK frequency operation, using LJ mode with a TX_OFFSET
value higher than 0 is recommended.
www.ti.com
PCMD3140
SBASA64A – DECEMBER 2020 – REVISED JUNE 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
21
Product Folder Links: PCMD3140



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com