전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

R7I4DECT-1-DAC32C-R 데이터시트(PDF) 6 Page - M-System Co.,Ltd.

부품명 R7I4DECT-1-DAC32C-R
상세설명  Remote I/O R7I4D Series EtherCAT I/O MODULE
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MSYSTEM [M-System Co.,Ltd.]
홈페이지  https://www.m-system.co.jp/
Logo MSYSTEM - M-System Co.,Ltd.

R7I4DECT-1-DAC32C-R 데이터시트(HTML) 6 Page - M-System Co.,Ltd.

  R7I4DECT-1-DAC32C-R Datasheet HTML 1Page - M-System Co.,Ltd. R7I4DECT-1-DAC32C-R Datasheet HTML 2Page - M-System Co.,Ltd. R7I4DECT-1-DAC32C-R Datasheet HTML 3Page - M-System Co.,Ltd. R7I4DECT-1-DAC32C-R Datasheet HTML 4Page - M-System Co.,Ltd. R7I4DECT-1-DAC32C-R Datasheet HTML 5Page - M-System Co.,Ltd. R7I4DECT-1-DAC32C-R Datasheet HTML 6Page - M-System Co.,Ltd. R7I4DECT-1-DAC32C-R Datasheet HTML 7Page - M-System Co.,Ltd. R7I4DECT-1-DAC32C-R Datasheet HTML 8Page - M-System Co.,Ltd. R7I4DECT-1-DAC32C-R Datasheet HTML 9Page - M-System Co.,Ltd.  
Zoom Inzoom in Zoom Outzoom out
 6 / 9 page
background image
MODEL: R7I4DECT-1-DAC32C
R7I4DECT-1-DAC32C SPECIFICATIONS
ES-7779-C Rev.0 Page 6/9
http://www.m-system.co.jp/
RESPONSE TIME
• Input module
Response time is time from when a step (0 to 100%) input signal is applied to the input module (slave) until when output from
its communication CPU reaches 90% of the final value.
• Output module
Response time is time from when a step (0 to 100%) output signal is received by the communication CPU of the output module
(slave) until when its output reaches 90% of the final value.
TCOM: EtherCAT communication cycle set by the host device (master)
(The cycle is determined in accordance with the system configuration and settings.)
TINP: Input module response time ≤ Delay time of input circuit (Ta) + read cycle (Tb) + Input internal processing time (Tc)
(Communication cycle x 2)
TOUT: Output module response time ≤ Delay time of output internal processing (Td) (communication cycle x 1) + 0 msec. (Te) +
Delay time of output circuit (Tf)
ex.) When EtherCAT communication cycle: 1 msec. and delay time of output: ON,
Input module response time (TINP): Delay time of input circuit (0.5 msec.) + Read time (1 msec.) + Input internal processing
time (1 msec. x 2) = 3.5 [msec.]
Output module responce time(TOUT): Delay time of output internal processing (1 msec.) (communication cycle x 1) + 0 msec. +
Delay time of output circuit (0.2 msec.) = 1.2 [msec.]
Input module
Output module
EtherCAT Com. Cycle
Tb
Tc
Ta
TOUT
TINP
Te
Td
Tf
Transmitted from
COM. CPU (Slave)
Received by
COM. CPU (Slave)
TCOM
Transmitted from
PLC (master)
Transmitted to
PLC (master)



Html Pages

1 2 3 4 5 6 7 8 9


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com