 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
SC3200 데이터시트(PDF) 429 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
SC3200 데이터시트(HTML) 429 Page - Advanced Micro Devices |
|
|
429 / 447 page  AMD Geode™ SC3200 Processor Data Book 429 Electrical Specifications Revision 5.1 Figure 9-49. AC97 Clocks Diagram Table 9-37. AC97 Clocks Parameters Symbol Parameter Min Typ Max Unit Comments FBIT_CLK BIT_CLK frequency 12.288 MHz tCLK_PD BIT_CLK period 81.4 ns tCLK_J BIT_CLK output jitter 750 ps tCLK_H BIT_CLK high pulse width 32.56 40.7 48.84 ns Note 1 tCLK_L BIT_CLK low pulse width 32.56 40.7 48.84 ns Note 1 FSYNC SYNC frequency 48.0 KHz tSYNC_PD SYNC period 20.8 µs tSYNC_H SYNC high pulse width 1.3 µs tSYNC_L SYNC low pulse width 19.5 µs FAC97_CLK AC97_CLK frequency 24.576 MHz tAC97_CLK_PD AC97_CLK period 40.7 ns tAC97_CLK_D AC97_CLK duty cycle 45 55 % tAC97_CLK_FR AC97_CLK fall/rise time 2 5 ns tAC97_CLK_J AC97_CLK output edge-to- edge jitter 100 ps Measured from edge to edge Note 1. Worst case duty cycle restricted to 40/60. BIT_CLK SYNC tCLK_PD tCLK_H tCLK_L tSYNC_H tSYNC_L tSYNC_PD tAC97_CLK_FR VOHD VOLD tAC97_CLK_PD AC97_CLK |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
