SC3200 datasheet(115/447 Pages) AMD

115 / 447 page

AMD Geode™ SC3200 Processor Data Book

115

SuperI/O Module

Revision 5.1

Table 5-7. RTC Configuration Registers

Bit

Description

Index F0h

RAM Lock Register - RLR (R/W)

When any non-reserved bit in this register is set to 1, it can be cleared only by hardware reset.

Block Standard RAM.

0: No effect on Standard RAM access. (Default)

1: Read and write to locations 38h-3Fh of the Standard RAM are blocked, writes ignored, and reads return FFh.

Block RAM Write.

0: No effect on RAM access. (Default)

1: Writes to RAM (Standard and Extended) are ignored.

Block Extended RAM Write. This bit controls writes to bytes 00h-1Fh of the Extended RAM.

0: No effect on the Extended RAM access. (Default)

1: Writes to bytes 00h-1Fh of the Extended RAM are ignored.

Block Extended RAM Read. This bit controls read from bytes 00h-1Fh of the Extended RAM.

0: No effect on Extended RAM access. (Default)

1: Reads to bytes 00h-1Fh of the Extended RAM are ignored.

Block Extended RAM. This bit controls access to the Extended RAM 128 bytes.

0: No effect on Extended RAM access. (Default)

1: Read and write to the Extended RAM are blocked: writes are ignored and reads return FFh.

2:0

Reserved.

Index F1h

Date Of Month Alarm Register Offset Register - DOMAO (R/W)

Reserved.

6:0

Date of Month Alarm Register Offset Value.

Index F2h

Month Alarm Register Offset Register - MANAO (R/W)

Reserved.

6:0

Month Alarm Register Offset Value.

Index F3h

Century Register Offset Register - CENO (R/W)

Reserved.

6:0

Century Register Offset Value.

SC3200 데이터시트(PDF) 115 Page - Advanced Micro Devices

SC3200 데이터시트(HTML) 115 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL