전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPF7100BVBA0ES 데이터시트(PDF) 32 Page - NXP Semiconductors

부품명 MPF7100BVBA0ES
상세설명  7-channel power management integrated circuit for high performance applications
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPF7100BVBA0ES 데이터시트(HTML) 32 Page - NXP Semiconductors

Back Button MPF7100BVBA0ES Datasheet HTML 28Page - NXP Semiconductors MPF7100BVBA0ES Datasheet HTML 29Page - NXP Semiconductors MPF7100BVBA0ES Datasheet HTML 30Page - NXP Semiconductors MPF7100BVBA0ES Datasheet HTML 31Page - NXP Semiconductors MPF7100BVBA0ES Datasheet HTML 32Page - NXP Semiconductors MPF7100BVBA0ES Datasheet HTML 33Page - NXP Semiconductors MPF7100BVBA0ES Datasheet HTML 34Page - NXP Semiconductors MPF7100BVBA0ES Datasheet HTML 35Page - NXP Semiconductors MPF7100BVBA0ES Datasheet HTML 36Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 125 page
background image
NXP Semiconductors
PF7100
7-channel power management integrated circuit for high performance applications
PF7100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 4 — 9 March 2021
32 / 125
aaa-034299
Power Down
Sequence
Power Down
Delay
Regulator
Outputs
VSNVSx
PWRON
RESETBMCU
OFF State
Power Down
Sequence
Shutdown
Event
System On
State
Power Down Delay
Figure 12. Power down delay
During a Hard WD reset, the power down shall also wait until the power down delay is
reached before it can start the new power up sequence.
The default value of the OTP_PD_SEQ_DLY[1:0] bits on an unprogrammed OTP device
is 00.
14.7 Fault detection
Three types of faults are monitored per regulator: UV, OV, and ILIM. Faults are
monitored during power up sequence, run, standby, and WD reset states. A fault event is
notified to the MCU through the INTB pin if the corresponding fault is not masked.
The fault configuration registers are reset to their default value after the power up
sequence, and system must configure them as required during the boot-up process via
I2C commands.
For each type of fault, there is an I2C bit that is used to select whether the regulator is
kept enabled or disabled when the corresponding regulator experiences a fault event.
SWx_ILIM_STATE / LDOx_ILIM_STATE
• 0 = regulator disable upon an ILIM fault event
• 1 = regulator remains on upon an ILIM fault event
SWx_OV_STATE / LDOx_OV_STATE
• 0 = regulator disable upon an OV fault event
• 1 = regulator remains On upon an OV fault event
SWx_UV_STATE / LDOx_UV_STATE
• 0 = regulator disable upon an UV fault event
• 1 = regulator remains on upon an UV fault event
The following table lists the functional bits associated with enabling/disabling the external
regulators when they experience a fault.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com