| 전자부품 데이터시트 검색엔진 |
|
PLL601-15SC 데이터시트(PDF) 2 Page - PhaseLink Corporation |
|
|
|||||||||||||||||||||||||||||
PLL601-15SC 데이터시트(HTML) 2 Page - PhaseLink Corporation |
|
2 / 5 page ![]() Preliminary PLL601-15 Low Phase Noise PLL Clock Multiplier 47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 Rev 01/08/02 Page 2 PIN DESCRIPTIONS Name Number Type Description CLK 5 O Clock output from VCO. Equals the input frequency times multiplier. VDD 7,6 P 3.3V Power Supply. XIN 1 I Crystal input to be connected to 20-30MHz fundamental parallel mode crys- tal (CL=15pF). On chip load capacitors: No external capacitor required. XOUT 8 O Crystal Connection. GND 2, 3,4 P Ground. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |