| 전자부품 데이터시트 검색엔진 |
|
PLL650-08 데이터시트(PDF) 2 Page - PhaseLink Corporation |
|
|
|||||||||||||||||||||||||||||
PLL650-08 데이터시트(HTML) 2 Page - PhaseLink Corporation |
|
2 / 5 page ![]() PRELIMINARY PLL650-08 Network LAN Clock Source PIN DESCRIPTIONS Name Number Type Description XIN 1 I 25MHz fundamental crystal input (20pF CL parallel resonant). CL have been integrated into the chip. No external CL capacitor is required. XOUT 2 O Crystal connection pin. 125MHz 5 O 125MHz output. 100MHz 7 O 100MHz output. VDD 4,8 P 3.3V power supply GND 3,6 P Ground. 47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 Rev 07/15/02 Page 2 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |