전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ICS5OSK481 데이터시트(PDF) 2 Page - Integrated Circuit Systems

부품명 ICS5OSK481
상세설명  48 MHz Tiny USB Clock Source
PDF  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ICST [Integrated Circuit Systems]
홈페이지  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS5OSK481 데이터시트(HTML) 2 Page - Integrated Circuit Systems

  ICS5OSK481 Datasheet HTML 1Page - Integrated Circuit Systems ICS5OSK481 Datasheet HTML 2Page - Integrated Circuit Systems ICS5OSK481 Datasheet HTML 3Page - Integrated Circuit Systems ICS5OSK481 Datasheet HTML 4Page - Integrated Circuit Systems ICS5OSK481 Datasheet HTML 5Page - Integrated Circuit Systems  
Zoom Inzoom in Zoom Outzoom out
 2 / 5 page
background image
48 MHz Tiny USB Clock Source
MDS 5OSK481 B
2
Revision 111805
Integrated Circuit Systems, Inc.
525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com
PRELIM INAR Y INFORM A T ION
ICS5OSK481
Pin Assignment
Pin Descriptions
External Components
Decoupling Capacitor
As with any high-performance mixed-signal IC, the
ICS5OSK481 must be isolated from system power
supply noise to perform optimally.
A decoupling capacitor of 0.01µF must be connected
between each VDD and the PCB ground plane.
Series Termination Resistor
Clock output traces over one inch should use series
termination. To series terminate a 50
Ω trace (a
commonly used trace impedance), place a 33
Ω resistor
in series with the clock line, as close to the clock output
pin as possible. The nominal impedance of the clock
output is 20
Ω.
PCB Layout Recommendations
For optimum device performance and lowest output
phase noise, the following guidelines should be
observed.
1) The 0.01µF decoupling capacitors should be
mounted on the component side of the board as close
to the VDD pin as possible. No vias should be used
between the decoupling capacitors and VDD pins. The
PCB trace to VDD pins should be kept as short as
possible, as should the PCB trace to the ground via.
2) To minimize EMI, the 33
Ω series termination resistor
(if needed) should be placed close to the clock output.
3) An optimum layout is one with all components on the
same side of the board, minimizing vias through other
signal layers. Other signal traces should be routed
away from the ICS5OSK481. This includes signal
traces just underneath the device, or on layers adjacent
to the ground plane layer used by the device.
OE
GN D
CLK
ICLK
1
2
3
5
4
VDD
Pin
Number
Pin
Name
Pin
Type
Pin Description
1
ICLK
Input
25 MHz clock input. Connect to a parallel resonant fundamental crystal or
input clock.
2
GND
Power
Connect to ground.
3
CLK
Output
PLL output clock. Internal pull-down resistor.
4
VDD
Power
Connect to 3.3 V.
5
OE
Input
Output Enable pin. Internal pull-up resistor. OE=0 outputs tristate with weak
pull-down.



Html Pages

1 2 3 4 5


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com