전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF8545ATT 데이터시트(PDF) 9 Page - NXP Semiconductors

부품명 PCF8545ATT
상세설명  Automotive 18 횞 4 LCD segment driver
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8545ATT 데이터시트(HTML) 9 Page - NXP Semiconductors

Back Button PCF8545ATT Datasheet HTML 5Page - NXP Semiconductors PCF8545ATT Datasheet HTML 6Page - NXP Semiconductors PCF8545ATT Datasheet HTML 7Page - NXP Semiconductors PCF8545ATT Datasheet HTML 8Page - NXP Semiconductors PCF8545ATT Datasheet HTML 9Page - NXP Semiconductors PCF8545ATT Datasheet HTML 10Page - NXP Semiconductors PCF8545ATT Datasheet HTML 11Page - NXP Semiconductors PCF8545ATT Datasheet HTML 12Page - NXP Semiconductors PCF8545ATT Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 50 page
background image
NXP Semiconductors
PCA8561
Automotive 18 × 4 LCD segment driver
7.2.2.2 Multiplex drive mode
MUX[1:0] sets the multiplex driving scheme and the associated backplane drive signals,
which are active. For further details, see Section 8.2.
7.2.3 Command: Display_ctrl_2
Bit
Symbol
Value
Description
7 to 3
-
00000
default value
blink control
00[1]
blinking off
01
blinking on, fblink = 0.5 Hz
10
blinking on, fblink = 1 Hz
2 to 1
BL[1:0]
11
blinking on, fblink = 2 Hz
inversion mode selection
0[1]
line inversion (driving scheme A)
0
INV
1
frame inversion (driving scheme B)
Table 7. Display_ctrl_2 - display control command 2 register (address 03h) bit
description
[1]
Default value.
7.2.3.1 Blinking
The whole display blinks at frequencies selected by the blink control bits BL[1:0], see
Table 7. The blink frequencies are derived from the clock frequency. During the blank-out
phase of the blinking period, the display is turned off.
If an external clock with frequency fclk(ext) is used, the blinking frequency is determined by
Equation 1. For notation, see Section 8.2.
(1)
7.2.3.2 Line inversion (driving scheme A) and frame inversion (driving scheme B)
The waveforms used to drive LCD inherently produce a DC voltage across the display
cell. The PCA8561 compensates for the DC voltage by inverting the waveforms on
alternate frames or alternate lines. The choice of compensation method is determined
with the INV bit.
7.3 Starting and resetting the PCA8561
If the internal Power-On Reset (POR) is enabled by connecting pin PORE to VDD, the
chip resets automatically when VDD rises above the minimum supply voltage. No further
action is required.
If the internal POR is disabled by connecting pin PORE to VSS, the chip must be reset by
driving the RST pin to logic 0 for at least 10 μs, see Figure 6.
PCA8561
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 5 — 15 March 2021
9 / 50



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com