| 전자부품 데이터시트 검색엔진 |
|
ICS667-01 데이터시트(PDF) 1 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS667-01 데이터시트(HTML) 1 Page - Integrated Circuit Systems |
|
1 / 5 page ![]() ICS667-01 MDS 667-01 C 1 Revision 031605 In tegr ated Ci rcui t Syst em s 525 Race Street San Jose, CA 95126 t e l (4 08) 297-1201 www. icst.com HDTV CLOCK SYNTHESIZER Description The ICS667-01 is a low-cost, low jitter, high-performance PLL clock synthesizer designed to produce the 74.176 MHz clock necessary for HDTV systems. Using ICS’ patented analog Phase-Locked Loop (PLL) techniques, the device accepts a 27 MHz crystal or clock input. The zero ppm synthesis error exactly locks the display to the digital stream. ICS manufactures the largest variety multimedia clock synthesizers for all applications. Consult ICS to eliminate crystals and oscillators from your board. Features • Packaged in 8-pin SOIC • Available in Pb (lead) free package • Input frequency of 27 MHz • Zero ppm synthesis error in output clock • 3.3 V ±5% operating supply • Ideal for HDTV applications and oscillator manufacturers • Advanced, low power, sub-micron CMOS process Block Diagram CLK 74.17582418 MHz Clock Synthesis and Control Circuitry 27 MHz crystal or clock input VDD Clock Buffer OE ICLK/X1 X2 27.0000 MHz GND 2 Optional tuning crystal capacitors |
유사한 부품 번호 - ICS667-01 |
|
유사한 설명 - ICS667-01 |
|
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |