| 전자부품 데이터시트 검색엔진 |
|
ICS44002AI01 데이터시트(PDF) 9 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS44002AI01 데이터시트(HTML) 9 Page - Integrated Circuit Systems |
|
9 / 12 page ![]() 844002AGI-01 www.icst.com/products/hiperclocks.html REV. A JANUARY 5, 2006 9 Integrated Circuit Systems, Inc. ICS844002I-01 FEMTOCLOCKS™CRYSTAL-TO- LVDS FREQUENCY SYNTHESIZER POWER CONSIDERATIONS This section provides information on power dissipation and junction temperature for the ICS844002I-01. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS844002I-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for V DD = 2.5V + 5% = 2.625V, which gives worst case results. · Power (core) MAX = VDD_MAX * IDD_MAX = 2.625V * 85mA = 223mW · Power (outputs) MAX = VDDO_MAX * IDDO_MAX = 2.625V * 70mA = 184mW Total Power _MAX = 223mW + 184mW = 407mW 2. Junction Temperature. Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockSTM devices is 125°C. The equation for Tj is as follows: Tj = θ JA * Pd_total + TA Tj = Junction Temperature q JA = Junction-to-Ambient Thermal Resistance Pd_total = Total Device Power Dissipation (example calculation is in section 1 above) T A = Ambient Temperature In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ JA must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below. Therefore, Tj for an ambient temperature of 85°C with all outputs switching is: 85°C + 0.407W * 66.6°C/W = 112°C. This is below the limit of 125°C. This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer). TABLE 6. THERMAL RESISTANCE θθθθθ JA FOR 20-PIN TSSOP, FORCED CONVECTION θθθθθ JA by Velocity (Meters per Second) 0 200 500 Single-Layer PCB, JEDEC Standard Test Boards 114.5°C/W 98.0°C/W 88.0°C/W Multi-Layer PCB, JEDEC Standard Test Boards 73.2°C/W 66.6°C/W 63.5°C/W NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |