전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

4232 데이터시트(PDF) 5 Page - Peregrine Semiconductor Corp.

부품명 4232
상세설명  SPST CATV UltraCMOS??Switch
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PEREGRINE [Peregrine Semiconductor Corp.]
홈페이지  http://www.peregrine-semi.com
Logo PEREGRINE - Peregrine Semiconductor Corp.

4232 데이터시트(HTML) 5 Page - Peregrine Semiconductor Corp.

  4232 Datasheet HTML 1Page - Peregrine Semiconductor Corp. 4232 Datasheet HTML 2Page - Peregrine Semiconductor Corp. 4232 Datasheet HTML 3Page - Peregrine Semiconductor Corp. 4232 Datasheet HTML 4Page - Peregrine Semiconductor Corp. 4232 Datasheet HTML 5Page - Peregrine Semiconductor Corp. 4232 Datasheet HTML 6Page - Peregrine Semiconductor Corp. 4232 Datasheet HTML 7Page - Peregrine Semiconductor Corp. 4232 Datasheet HTML 8Page - Peregrine Semiconductor Corp.  
Zoom Inzoom in Zoom Outzoom out
 5 / 8 page
background image
Product Specification
PE4232
Page 5 of 8
©2005 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0054-03
│ www.psemi.com
Evaluation Kit
The SPST Switch Evaluation Kit board was
designed to ease customer evaluation of the
PE4232 SPST switch. The RF1 port is connected
through a 75
Ω transmission line to the top left
BNC connector, J1. The RF2 port is connected
through a 75
Ω transmission line to the BNC
connector on the top right side of the board, J2. A
through transmission line connects BNC
connectors J3 and J4. This transmission line can
be used to estimate the loss of the PCB over the
environmental conditions being evaluated.
The board is constructed of a two metal layer FR4
material with a total thickness of 0.031”. The
bottom layer provides ground for the RF
transmission lines. The transmission lines were
designed using a coplanar waveguide model with
trace width of 0.021”, trace gaps of 0.030”,
dielectric thickness of 0.028”, metal thickness of
0.0021” and
εR of 4.3. Note that the predominate
mode for these transmission lines is coplanar
waveguide with a ground plane.
J5 provides a means for controlling DC and digital
inputs to the device. Starting from the lower left
pin, the second pin to the right (J5-3) is connected
to the device VDD input. The fourth pin to the right
(J5-7) is connected to the device CTRL input. It is
the responsibility of the customer to determine
proper supply decoupling for their design
application. Removing these components from
the evaluation board has not been shown to
degrade RF performance.
Figure 11. Evaluation Board Layouts
Figure 12. Evaluation Board Schematic
Peregrine Specification 102/0081
Peregrine Specification 101/0079



Html Pages

1 2 3 4 5 6 7 8


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com