전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCIMX6QP5AVT2AB 데이터시트(PDF) 133 Page - NXP Semiconductors

부품명 PCIMX6QP5AVT2AB
상세설명  i.MX 6DualPlus/6QuadPlus Applications Processors Industrial Products
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCIMX6QP5AVT2AB 데이터시트(HTML) 133 Page - NXP Semiconductors

Back Button PCIMX6QP5AVT2AB Datasheet HTML 129Page - NXP Semiconductors PCIMX6QP5AVT2AB Datasheet HTML 130Page - NXP Semiconductors PCIMX6QP5AVT2AB Datasheet HTML 131Page - NXP Semiconductors PCIMX6QP5AVT2AB Datasheet HTML 132Page - NXP Semiconductors PCIMX6QP5AVT2AB Datasheet HTML 133Page - NXP Semiconductors PCIMX6QP5AVT2AB Datasheet HTML 134Page - NXP Semiconductors PCIMX6QP5AVT2AB Datasheet HTML 135Page - NXP Semiconductors PCIMX6QP5AVT2AB Datasheet HTML 136Page - NXP Semiconductors PCIMX6QP5AVT2AB Datasheet HTML 137Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 160 page
background image
Boot Mode Configuration
i.MX 6DualPlus/6QuadPlus Applications Processors Industrial Products, Rev. 3, 11/2018
NXP Semiconductors
133
5.2
Boot Devices Interfaces Allocation
Table 85 lists the interfaces that can be used by the boot process in accordance with the specific boot
mode configuration. The table also describes the interface’s specific modes and IOMUXC allocation,
which are configured during boot when appropriate.
EIM_A19
Input
BOOT_CFG3[3]
EIM_A20
Input
BOOT_CFG3[4]
EIM_A21
Input
BOOT_CFG3[5]
EIM_A22
Input
BOOT_CFG3[6]
EIM_A23
Input
BOOT_CFG3[7]
EIM_A24
Input
BOOT_CFG4[0]
EIM_WAIT
Input
BOOT_CFG4[1]
EIM_LBA
Input
BOOT_CFG4[2]
EIM_EB0
Input
BOOT_CFG4[3]
EIM_EB1
Input
BOOT_CFG4[4]
EIM_RW
Input
BOOT_CFG4[5]
EIM_EB2
Input
BOOT_CFG4[6]
EIM_EB3
Input
BOOT_CFG4[7]
1 Pin value overrides fuse settings for BT_FUSE_SEL = ‘0’. Signal Configuration as Fuse Override Input at Power
Up. These are special I/O lines that control the boot up configuration during product development. In production,
the boot configuration can be controlled by fuses.
Table 85. Interfaces Allocation During Boot
Interface
IP Instance
Allocated Pads During Boot
Comment
SPI
ECSPI-1
EIM_D17, EIM_D18, EIM_D16, EIM_EB2, EIM_D19,
EIM_D24, EIM_D25
—
SPI
ECSPI-2
CSI0_DAT10, CSI0_DAT9, CSI0_DAT8, CSI0_DAT11,
EIM_LBA, EIM_D24, EIM_D25
—
SPI
ECSPI-3
DISP0_DAT2, DISP0_DAT1, DISP0_DAT0,
DISP0_DAT3,DISP0_DAT4,DISP0_DAT5,DISP0_DAT6
—
SPI
ECSPI-4
EIM_D22, EIM_D28, EIM_D21, EIM_D20, EIM_A25,
EIM_D24, EIM_D25
—
SPI
ECSPI-5
SD1_DAT0, SD1_CMD, SD1_CLK, SD1_DAT1,
SD1_DAT2, SD1_DAT3, SD2_DAT3
—
EIM
EIM
EIM_DA[15:0], EIM_D[31:16], CSI0_DAT[19:4],
CSI0_DATA_EN, CSI0_VSYNC
Used for NOR, OneNAND boot
Only CS0 is supported
Table 84. Fuses and Associated Pins Used for Boot (continued)
Pin
Direction at Reset
eFuse Name



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com