MCIMX6DP4AVT2AB datasheet(102/160 Pages) NXP

102 / 160 page

i.MX 6DualPlus/6QuadPlus Applications Processors Industrial Products, Rev. 3, 11/2018

102

NXP Semiconductors

Electrical Characteristics

Table 61 shows timing characteristics of signals presented in Figure 61 and Figure 62.

Table 61. Synchronous Display Interface Timing Characteristics (Pixel Level)

Parameter

Symbol

Value

Description

Unit

IP5

Display interface clock period

Tdicp

(see1)

Display interface clock IPP_DISP_CLK

IP6

Display pixel clock period

Tdpcp

DISP_CLK_PER_PIXEL

× Tdicp

Time of translation of one pixel to display,

DISP_CLK_PER_PIXEL—number of pixel

components in one pixel (1.n).

The DISP_CLK_PER_PIXEL is virtual

parameter to define display pixel clock

period.

The DISP_CLK_PER_PIXEL is received by

DC/DI one access division to n

components.

IP7

Screen width time

Tsw

(SCREEN_WIDTH)

× Tdicp

SCREEN_WIDTH—screen width in,

interface clocks. horizontal blanking

included.

The SCREEN_WIDTH should be built by

suitable DI’s counter2.

IP8

HSYNC width time

Thsw

(HSYNC_WIDTH)

HSYNC_WIDTH—Hsync width in DI_CLK

with 0.5 DI_CLK resolution. Defined by DI’s

counter.

IP9

Horizontal blank interval 1

Thbi1

BGXP

× Tdicp

BGXP—width of a horizontal blanking

before a first active data in a line (in

interface clocks). The BGXP should be built

by suitable DI’s counter.

IP10

Horizontal blank interval 2

Thbi2

(SCREEN_WIDTH –

BGXP – FW)

× Tdicp

Width a horizontal blanking after a last

active data in a line (in interface clocks)

FW—with of active line in interface clocks.

The FW should be built by suitable DI’s

counter.

IP12

Screen height

Tsh

(SCREEN_HEIGHT)

× Tsw

SCREEN_HEIGHT— screen height in lines

with blanking.

The SCREEN_HEIGHT is a distance

between 2 VSYNCs.

The SCREEN_HEIGHT should be built by

suitable DI’s counter.

IP13

VSYNC width

Tvsw

VSYNC_WIDTH

VSYNC_WIDTH—Vsync width in DI_CLK

with 0.5 DI_CLK resolution. Defined by DI’s

counter.

IP14

Vertical blank interval 1

Tvbi1

BGYP

× Tsw

BGYP—width of first Vertical

blanking interval in line. The BGYP should

be built by suitable DI’s counter.

IP15

Vertical blank interval 2

Tvbi2

(SCREEN_HEIGHT –

BGYP – FH)

× Tsw

Width of second vertical blanking interval in

line. The FH should be built by suitable DI’s

counter.

MCIMX6DP4AVT2AB 데이터시트(PDF) 102 Page - NXP Semiconductors

MCIMX6DP4AVT2AB 데이터시트(HTML) 102 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL