 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
Z8601720ASC 데이터시트(PDF) 39 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
Z8601720ASC 데이터시트(HTML) 39 Page - Zilog, Inc. |
|
|
39 / 138 page  Z86017/Z16017 PCMCIA Interface Solution Product Specification PCMCIA Interface Overview PS012002-1201 25 Peripheral Control Signals • POR (Input, Schmitt-Triggered, 100K Pull-Up) Local Power-On Reset signal. A 0.1mF capacitor is recommended on this pin to GND to generate a POR. • M_PINT (Output, Tri-State, 8 mA) Interrupt to local microprocessor • PC_MCLK_IN (Input, Schmitt-Triggered) Master Clock In. This is an input signal. This clock signal is used to generate all internal timing. All local bus signals are asynchronous to this clock. • EXTP_STSCHG/RES2 (Input, 100K Pull-Up) Status Change Input. This signal outputs the value of the status changed line on the PCMCIA bus if enabled in the CCR register, or it is an input for bit 7 (RSVDEVT3) in CCR4. • EXTP_AUDIO (Input 100K Pull-Up) Audio Input. This input signal reflects the audio output. This signal is active High, and the Speaker output on the PCMCIA bus is active Low. • EXTP_PWDN (Output, 8 mA) Power Down Output. This signal reflects the state of the Power Down bit in the CCR. • V SS (Input) Ground. • V DD (Input) Supply Voltage. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
