 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ADP5350ACBZ-1-R7 데이터시트(PDF) 11 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP5350ACBZ-1-R7 데이터시트(HTML) 11 Page - Analog Devices |
|
|
11 / 63 page  Data Sheet ADP5350 Rev. B | Page 11 of 63 I2C-COMPATIBLE INTERFACE TIMING SPECIFICATIONS Table 6. Parameter Symbol Min Typ Max Unit I2C-COMPATIBLE INTERFACE Capacitive Load, Each Bus Line CS 400 pF SCL Clock Frequency fSCL 400 kHz High Time tHIGH 0.6 µs Low Time tLOW 1.3 µs Data Setup Time tSU,DAT 100 ns Hold Time1 tHD,DAT 0 0.9 µs Setup Time for Repeated Start tSU,STA 0.6 µs Hold Time for Start/Repeated Start tHD,STA 0.6 µs Bus Free Time Between a Stop and a Start Condition tBUF 1.3 µs Setup Time for Stop Condition tSU,STO 0.6 µs SCL/SDA Rise Time tR 300 ns Fall Time tF 300 ns Pulse Width of Suppressed Spike tSP 0 50 ns 1 A master device must provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL. See Figure 3, the I2C timing diagram. Timing Diagram Figure 3. I2C Timing Diagram S = START CONDITION Sr = REPEATED START CONDITION P = STOP CONDITION tLOW tSU,DAT tR tHD,DAT tSU,STA tSU,STO tSP tR tBUF tHIGH S Sr P S SDA SCL tF tHD,STA tF |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
