| 전자부품 데이터시트 검색엔진 |
|
ADP1851ACPZ-R7 데이터시트(PDF) 23 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP1851ACPZ-R7 데이터시트(HTML) 23 Page - Analog Devices |
|
23 / 24 page ![]() Data Sheet ADP1851 Rev. B | Page 23 of 24 OUTLINE DIMENSIONS 2.70 2.60 SQ 2.50 COMPLIANT TO JEDEC STANDARDS MO-220-WGGC. 1 0.65 BSC 16 5 8 9 12 13 4 4.10 4.00 SQ 3.90 0.45 0.40 0.35 0.80 0.75 0.70 0.05 MAX 0.02 NOM 0.20 REF 0.20 MIN COPLANARITY 0.08 PIN 1 INDICATOR 0.35 0.30 0.25 BOTTOM VIEW SEATING PLANE TOP VIEW SIDE VIEW FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET. 1 PIN 1 INDIC ATOR AREA OPTIONS (SEE DETAIL A) DETAIL A (JEDEC 95) EXPOSED PAD Figure 36. 16-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.75 mm Package Height (CP-16-17) Dimensions shown in millimeters ORDERING GUIDE Model1 Temperature Range Package Description Package Option ADP1851ACPZ-R7 −40°C to +125°C 16-Lead Lead Frame Chip Scale Package [LFCSP] CP-16-17 ADP1851-EVALZ Evaluation Board: 1.8 V, 25 A Output 1 Z = RoHS Compliant Part. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |