| 전자부품 데이터시트 검색엔진 |
|
ADP5043ACPZ-1-R7 데이터시트(PDF) 27 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP5043ACPZ-1-R7 데이터시트(HTML) 27 Page - Analog Devices |
|
27 / 30 page ![]() Data Sheet ADP5043 Rev. C | Page 27 of 30 EVALUATION BOARD SCHEMATICS AND ARTWORK SW VOUT1 PGND MODE C6 10µF L1 1µH VIN1 TP1 TP2 TP6 TP5 NC EN1 VIN2 EN2 C2 1µF VOUT2 TP12 NC C5 4.7µF VIN1 = 2.3V TO 5.5V AVIN RFILT 30Ω VIN2 = 1.7V TO 5.5V C1 1µF TP4 TP11 WSTAT WMOD WDI1 WDI2 nRSTO TP9 TP10 TP7 TP3 TP8 EN_BK BUCK EN_LDO LDO AVIN AVIN GND GND AGND MR VOUT1 @ 800mA VOUT2 @ 300mA Figure 54. Evaluation Board Schematic SUGGESTED LAYOUT 0.5 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 1 1.5 2 2.5 3 3.5 mm C3 - 1uF 6.3V/XR 5 0402 C4 - 1uF 10V/XR 5 0402 mm 5.5 6 6.5 AVIN VIN 1 SW PGND MR WDI 1 WMOD MODE AGND EN 1 GND 4 4.5 5 5.5 6 C6 - 10uF 6.3V/XR5 0603 3.3V WDI 1 MOD 1.5V MR - 1u V/XR 402 7 TOP LAYER 2ND LAYER EN ADP5043 MODE G VIAs LEGEND: PPL = POWER PLANE (+4V) GPL = GROUND PLANE Figure 55. Layout |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |