| 전자부품 데이터시트 검색엔진 |
|
MMPF0100 데이터시트(PDF) 41 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MMPF0100 데이터시트(HTML) 41 Page - NXP Semiconductors |
|
41 / 136 page ![]() NXP Semiconductors 41 PF0100 FUNCTIONAL BLOCK REQUIREMENTS AND BEHAVIORS Figure 13. SW1A/B dual phase, SW1C independent mode block diagram In this mode of operation, SW1ALX and SW1BLX nodes operate automatically at 180 ° phase shift from each other and use the same frequency and DVS configured by SW1ABCONF register, while SW1CLX node operate independently using the configuration in the SW1CCONF register. 6.4.4.3.4 SW1A/B/C setup and control registers SW1A/B and SW1C output voltages are programmable from 0.300 V to 1.875 V in steps of 25 mV. The output voltage set point is independently programmed for normal, standby, and sleep mode by setting the SW1x[5:0], SW1xSTBY[5:0], and SW1xOFF[5:0] bits respectively. Table 41 shows the output voltage coding for SW1A/B or SW1C. Note: Voltage set points of 0.6 V and below are not supported. VIN Driver Controller EA Z1 Z2 Internal Compensation SW1AIN SW1ALX SW1FB ISENSE COSW1A CINSW1A LSW1A I2C Interface SW1AB SW1AMODE SW1AFAULT VREF DAC I2C Driver Controller SW1BIN SW1BLX ISENSE COSW1B CINSW1B LSW1B SW1BMODE SW1BFAULT VIN Driver Controller EA Z1 Z2 Internal Compensation SW1CIN SW1CLX SW1CFB ISENSE COSW1C CINSW1C LSW1C EP SW1C SW1CMODE SW1CFAULT VREF DAC I2C VIN |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |