STM32H750VB datasheet(176/335 Pages) STMICROELECTRONICS

176 / 335 page

Electrical characteristics (rev Y)

STM32H750VB STM32H750ZB STM32H750IB STM32H750XB

176/334

DS12556 Rev 5

6.3.28

Digital filter for Sigma-Delta Modulators (DFSDM) characteristics

Unless otherwise specified, the parameters given in Table 98 for DFSDM are derived from

tests performed under the ambient temperature, fPCLKx frequency and VDD supply voltage

summarized in Table 22: General operating conditions, with the following configuration:



Output speed is set to OSPEEDRy[1:0] = 10



Capacitive load C = 30 pF



Measurement points are done at CMOS levels: 0.5VDD

Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate

function characteristics (DFSDMx_CKINx, DFSDMx_DATINx, DFSDMx_CKOUT for

DFSDMx).

Table 98. DFSDM measured timing - 1.62-3.6 V(1)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fDFSDMCLK

DFSDM clock

1.62 V < VDD < 3.6 V

250

MHz

fCKIN

(1/TCKIN)

Input clock

frequency

SPI mode (SITP[1:0]=0,1),

External clock mode

(SPICKSEL[1:0]=0),

1.62 V < VDD < 3.6 V

(fDFSDMCLK/4)

SPI mode (SITP[1:0]=0,1),

External clock mode

(SPICKSEL[1:0]=0),

2.7 < VDD < 3.6 V

(fDFSDMCLK/4)

SPI mode (SITP[1:0]=0,1),

Internal clock mode

(SPICKSEL[1:0]

0),

1.62 < VDD < 3.6 V

(fDFSDMCLK/4)

SPI mode (SITP[1:0]=0,1),

Internal clock mode

(SPICKSEL[1:0]

0),

2.7 < VDD < 3.6 V

(fDFSDMCLK/4)

fCKOUT

Output clock

frequency

1.62 < VDD < 3.6 V

DuCyCKOUT

Output clock

frequency duty

cycle

1.62 < VDD < 3.6 V

STM32H750VB 데이터시트(PDF) 176 Page - STMicroelectronics

STM32H750VB 데이터시트(HTML) 176 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL