TMUX7412FRRPR datasheet(33/42 Pages) TI

33 / 42 page

9.3.4 Bidirectional Operation

The TMUX7411F, TMUX7412F, and TMUX7413F conduct equally well from source (Sx) to drain (Dx) or from

drain (Dx) to source (Sx). However, it is noted that the overvoltage protection is implemented only on the source

(Sx) side. The voltage on the drain is only allowed to swing between VDD and VSS and no overvotlage protection

is available on the drain side.

The flatest on-resistance region extends from VSS to roughly 3 V below VDD. Once the signal is within 3 V of VDD

the on-resistance will expoentially increase and may impact desired signal transmission.

9.4 Device Functional Modes

The TMUX7411F, TMUX7412F, and TMUX7413F offer two modes of operation (normal mode and fault mode)

depending on whether any of the input pins experience an overvoltage condition.

9.4.1 Normal Mode

Signals of up to VDD and VSS can be passed through the switch from source (Sx) to drain (Dx) or from drain (Dx)

to source (Sx) in normal mode operation. According to Table 9-1, Table 9-2, and Table 9-3 the select pins (SELx)

and determines which switch path to turn on. The following conditions must be satisfied for the switch to stay in

the ON condition:

• The difference between the supples (VDD – VSS) must be greater than or equal to 8 V.

• The input signals on the source (Sx) or the drain (Dx) must be be between VDD+ VT and VSS – VT.

• The select control logic (SELx) must have selected the switch.

9.4.2 Fault Mode

The TMUX7411F, TMUX7412F, and TMUX7413F enter into fault mode when any of the input signals on the

source (Sx) pins exceed VDD or VSS by a threshold voltage VT. Under the overvoltage condition, the switch

input experiencing the fault automatically turns off regardless of the logic status, and the source pin becomes

high impedance with negligible amount of leakage current flowing through the switch. When the fault channel is

turned-on by the select control logic (SELx), the drain pin (Dx) left floating and the final voltage is determined by

the circuitry connected to the drain pin.

In the fault mode, the general fault flag (FF) is asserted low.

The overvoltage protection is provided only for the source (Sx) input pins. The drain (Dx) pin, if used as signal

input, must stay in between VDD and VSS at all time since no overvoltage protection is implemented on the drain

pin.

www.ti.com

TMUX7411F, TMUX7412F, TMUX7413F

SCDS404A – MARCH 2021 – REVISED NOVEMBER 2021

Submit Document Feedback

Product Folder Links: TMUX7411F TMUX7412F TMUX7413F

TMUX7412FRRPR 데이터시트(PDF) 33 Page - Texas Instruments