전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HMC1126ACEZ-R7 데이터시트(PDF) 16 Page - Analog Devices

부품명 HMC1126ACEZ-R7
상세설명  GaAs, pHEMT, Low Noise Amplifier, 400 MHz to 52 GHz
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

HMC1126ACEZ-R7 데이터시트(HTML) 16 Page - Analog Devices

Back Button HMC1126ACEZ-R7 Datasheet HTML 12Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 13Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 14Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 15Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 16Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 17Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 18Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 19Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 20Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 21 page
background image
HMC1126ACEZ
Data Sheet
Rev. 0 | Page 16 of 21
APPLICATIONS INFORMATION
Figure 57 shows the basic connections for operating the
HMC1126ACEZ. Because the RFIN and RFOUT pins are
internally ac-coupled, no external ac coupling is required.
Because VDD, VGG1, and VGG2 are internally decoupled, no
external components are required on these pins. Figure 57 shows
the configuration used to characterize and qualify the device.
See the HMC1126-EVALZ user guide for information on using
the evaluation board.
POWER-UP AND POWER-DOWN SEQUENCING
To avoid damaging the device, careful attention must be paid to
the power-up and power-down sequencing of the RF input, the
gate bias voltages, and the drain bias voltage.
Power-Up
The following power-up sequencing is recommended:
1. Connect GND to ground.
2. Set VGG1 to −2 V.
3. Set VDD to 5 V.
4. Set VGG2 to 1 V.
5. Increase VGG1 to achieve an IDQ = 85 mA.
6. Apply the RF signal.
Power-Down
The following power-down sequencing is recommended:
1. Turn off the RF signal.
2. Decrease VGG1 to −2 V to achieve an IDQ = 0 mA.
3. Decrease VGG2 to 0 V.
4. Decrease VDD to 0 V.
5. Increase VGG1 to 0 V.
2
1
3
4
5
6
18
17
16
15
14
13
GND
RFIN
GND
GND
RFOUT
VGG1
(–2V TO 0V)
VGG2
(1V)
VDD
(5V)
GND
Figure 57. Basic Connections



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com