전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DLPC4420ZPC 데이터시트(PDF) 40 Page - Texas Instruments

Click here to check the latest version.
부품명 DLPC4420ZPC
상세설명  DLPC4420 DLP짰 Display Controller
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

DLPC4420ZPC 데이터시트(HTML) 40 Page - Texas Instruments

Back Button DLPC4420ZPC Datasheet HTML 36Page - Texas Instruments DLPC4420ZPC Datasheet HTML 37Page - Texas Instruments DLPC4420ZPC Datasheet HTML 38Page - Texas Instruments DLPC4420ZPC Datasheet HTML 39Page - Texas Instruments DLPC4420ZPC Datasheet HTML 40Page - Texas Instruments DLPC4420ZPC Datasheet HTML 41Page - Texas Instruments DLPC4420ZPC Datasheet HTML 42Page - Texas Instruments DLPC4420ZPC Datasheet HTML 43Page - Texas Instruments DLPC4420ZPC Datasheet HTML 44Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 49 page
background image
Table 10-1. General PCB Routing (Applies to All Corresponding PCB Signals)
PARAMETER
APPLICATION
SINGLE-ENDED SIGNAL
DIFFERENTIAL PAIRS
UNIT
Line width (W)(1)
Escape Routing in Ball
Field
4 (0.1)
4 (0.1)
mil (mm)
PCB Etch Data or Control
7 (0.18)
4.25 (0.11)
mil (mm)
PCB Etch Clocks
7 (0.18)
4.25 (0.11)
mil (mm)
Minimum Line spacing to
other signals (S)
Escape Routing in Ball
Field
4 (0.1)
4 (0.1)
mil (mm)
PCB Etch Data or Control
10 (0.25)
20 (0.51)
mil (mm)
PCB Etch Clocks
20 (0.51)
20 (0.51)
mil (mm)
(1)
Line width is expected to be adjusted to achieve impedance requirements
Table 10-2. DMD I/F, PCB Interconnect Length Matching Requirements
SIGNAL GROUP LENGTH MATCHING
I/F
SIGNAL GROUP
REFERENCE SIGNAL
MAX MISMATCH
UNIT
DMD (LVDS)
SCA_P,SCA_N,
DDA_P(15:0),
DDA_N(15:0)
DCKA_P, DCKA_N
+/-150 (+/-3.81)
mil (mm)
DMD (LVDS)
SCB_P,SCB_N,
DDB_P(15:0),
DDB_N(15:0)
DCKB_P, DCKB_N
+/-150 (+/-3.81)
mil (mm)
Number of layer changes:
• Single ended signals: Minimize
• Differential signals: Individual differential pairs can be routed on different layers but the signals of a given pair
typically does not change layers.
Termination requirements:
• DMD Interface - None, the DMD receiver is differentially terminated to 100 ohms internally
Connector (DMD-LVDS I/F bus only) - High Speed Connectors that meet the following requirements must be
used:
● Differential Crosstalk
<5 %
● Differential Impedance
75-125 ohms
Routing requirements for right angle connectors:
When using right angle connectors, P-N pairs have to be routed in same row to minimize delay mismatch and
propagation delay difference for each row has to be accounted for on associated PCB etch lengths.
DLPC4420
DLPS222 – DECEMBER 2021
www.ti.com
40
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: DLPC4420



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com