전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

USB4715/Y9X 데이터시트(PDF) 20 Page - Microchip Technology

부품명 USB4715/Y9X
상세설명  USB 2.0 Hi-Speed Hub Controller with FlexConnect on all Ports
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

USB4715/Y9X 데이터시트(HTML) 20 Page - Microchip Technology

Back Button USB4715/Y9X Datasheet HTML 16Page - Microchip Technology USB4715/Y9X Datasheet HTML 17Page - Microchip Technology USB4715/Y9X Datasheet HTML 18Page - Microchip Technology USB4715/Y9X Datasheet HTML 19Page - Microchip Technology USB4715/Y9X Datasheet HTML 20Page - Microchip Technology USB4715/Y9X Datasheet HTML 21Page - Microchip Technology USB4715/Y9X Datasheet HTML 22Page - Microchip Technology USB4715/Y9X Datasheet HTML 23Page - Microchip Technology USB4715/Y9X Datasheet HTML 24Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 47 page
background image
USB4715
DS00002514B-page 20
2022 Microchip Technology Inc. and its subsidiaries
5.1.8
HUB CONNECT STAGE (USB_ATTACH)
Once the hub registers are updated through default values, SMBus master, and OTP, the device firmware will enable
attaching the USB host by setting the USB_ATTACH bit in the HUB_CMD_STAT register. The device will remain in the
Hub Connect stage indefinitely until the VBUS function is deasserted/assertion of external RESET_N pin.
5.1.9
NORMAL MODE (NORMAL_MODE)
Lastly, the hub enters Normal Mode of operation. In this stage full USB operation is supported under control of the USB
Host on the upstream port. The device will remain in the normal mode until the operating mode is changed by the USB
Host.
If
RESET_N is asserted low, then Standby Mode is entered. The device may then be placed into any of the designated
hub stages. Asserting a soft disconnect on the upstream port will cause the hub to return to the Hub Connect stage until
the soft disconnect is negated.
Note:
Changes to hub registers made in OTP memory space are not visible via SMBus during CFG_SOC stage.
Any register which is modified via SMBus during SOC_CFG and also modified in the OTP memory will exit
the configuration stages with the value as programmed in the OTP memory.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com