| 전자부품 데이터시트 검색엔진 |
|
ADP7112ACBZ-2.5-R7 데이터시트(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP7112ACBZ-2.5-R7 데이터시트(HTML) 6 Page - Analog Devices |
|
6 / 21 page ![]() ADP7112 Data Sheet Rev. D | Page 6 of 21 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TOP VIEW (BALL SIDE DOWN) Not to Scale ADP7112 1 A B C VIN SS EN GND 2 BALL A1 INDICATOR SENSE/ ADJ VOUT Figure 3. Pin Configuration Table 5. Pin Function Descriptions Pin Mnemonic Description A1 VIN Regulator Input Supply. Bypass VIN to GND with a 2.2 μF or greater capacitor. B1 SS Soft Start. An external capacitor connected to this pin determines the soft start time. Leave this pin open for a typical 380 μs start-up time. Do not ground this pin. C1 EN The enable pin controls the operation of the LDO. Drive EN high to turn on the regulator. Drive EN low to turn off the regulator. For automatic startup, connect EN to VIN. A2 VOUT Regulated Output Voltage. Bypass VOUT to GND with a 2.2 μF or greater capacitor. B2 SENSE/ADJ Sense Input (SENSE). Connect to load. Adjustable Model (ADJ). The adjustable model has a fixed output set to 1.2 V. The output can be set to a voltage higher than 1.2 V by connecting an external resistor divider to the ADJ pin. C2 GND Ground. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |