STA369BWSTR datasheet(18/92 Pages) STMICROELECTRONICS

18 / 92 page

Serial audio interface

STA369BWS

18/92

DocID016861 Rev 7

Serial audio interface

The STA369BWS audio serial input interface was designed to interface with standard digital

audio components and to accept a number of serial data formats. The STA369BWS always

acts as the slave when receiving audio input from standard digital audio components. Serial

data for two channels is provided using three inputs: left/right clock LRCKI, serial clock

BICKI, and serial data SDI12.

The SAI bit and the SAIFB bit are used to specify the serial data format. The default serial

data format is I2S, MSB-first.

4.0.1

Timings

In the STA369BWS the BICKI and LRCKI pins are configured as inputs and they must be

supplied by the external peripheral.

Figure 6. Timing diagram for SAI interface

4.0.2

Delay serial clock enable

To tolerate anomalies in some I2S master devices, a PLL clock cycle delay can be added to

the BICKI signal before the SAI interface.

4.0.3

Channel input mapping

Each channel received via I2S can be mapped to any internal processing channel via the

channel input mapping registers. This allows for flexibility in processing. The default settings

of these registers map each I2S input channel to its corresponding processing channel.

Table 8. Timing parameters for slave mode

Symbol Parameter

Min

Typ

Max

Unit

tBCy

BICK cycle time

tBCH

BICK pulse width high

tBCL

BICK pulse width low

tLRSU

LRCKI setup time to BICKI strobing edge

tLRH

LRCKI hold time to BICKI strobing edge

tLRJT

LRCKI Jitter Tolerance

STA369BWSTR 데이터시트(PDF) 18 Page - STMicroelectronics

STA369BWSTR 데이터시트(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

데이터시트 다운로드

링크 URL