| 전자부품 데이터시트 검색엔진 |
|
PVB3-D 데이터시트(PDF) 5 Page - CUI INC |
|
|
|||||||||||||||||||||||||||||
PVB3-D 데이터시트(HTML) 5 Page - CUI INC |
|
5 / 6 page ![]() cui.com CUI Inc │ SERIES: PVB3-D │ DESCRIPTION: DC-DC CONVERTER date 07/20/2021 │ page 5 of 6 Note: 1. Minimum load shouldn't be less than 5%, otherwise ripple may increase dramatically. Operation under minimum load will not damage the converter, however, they may not meet all specifications listed. 2. Maximum capacitive load is tested at input voltage range and full load. 3. All specifications are measured at Ta=25°C, humidity<75%, nominal input voltage and rated output load unless otherwise specified. 1. Output load requirement To ensure this module can operate efficiently and reliably, the minimum output load may not be less than 5% of the full load during operation. If the actual output power is low, connect a resistor at the output end in parallel to increase the load. 2. Recommended circuit This series has been tested according to the following recommended testing circuit before leaving the factory. This series should be tested under load (see Figure 2 & Table 2). If you want to further decrease the input/output ripple, you can increase the capacitance accordingly or choose capacitors with low ESR. However, the capacitance of the output filter capacitor must be appropriate. If the capacitance is too high, a startup problem might arise. For every channel of the output, to ensure safe and reliable operation, the maximum capacitance must be less than the maximum capacitive load (see Table 3). 3. Input Current When it is used in an unregulated condition, make sure that the input fluctuations and ripple voltage do not exceed the module standard. Refer to Figure 3 and Table 4 for the startup current of this dc-dc module. Figure 2 Figure 3 Table 4 Vin (Vdc) Ip (mA) 5 1400 12 620 24 310 48 150 Single Vout (Vdc) Max. Capacitive Load (μF) Dual Vout (Vdc) Max. Capacitive Load1 (μF) 3.3 4700 3.3 4700 5 4700 5 2200 12 2700 9 2000 15 2200 12 1800 24 1800 15 1000 Table 3 APPLICATION NOTES Table 2 Vin (Vdc) Cin (µF) Cout (µF) 5 100 10 12 100 10 24 10~47 10 48 10~47 10 Note: 1. For each output. Single output Dual output Additional Resources: Product Page | 3D Model | PCB Footprint |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |