전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ADP1031ACPZ-5-R7 데이터시트(PDF) 28 Page - Analog Devices

부품명 ADP1031ACPZ-5-R7
상세설명  Three-Channel, Isolated Micropower Management Unit with Seven Digital Isolators
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADP1031ACPZ-5-R7 데이터시트(HTML) 28 Page - Analog Devices

Back Button ADP1031ACPZ-5-R7 Datasheet HTML 24Page - Analog Devices ADP1031ACPZ-5-R7 Datasheet HTML 25Page - Analog Devices ADP1031ACPZ-5-R7 Datasheet HTML 26Page - Analog Devices ADP1031ACPZ-5-R7 Datasheet HTML 27Page - Analog Devices ADP1031ACPZ-5-R7 Datasheet HTML 28Page - Analog Devices ADP1031ACPZ-5-R7 Datasheet HTML 29Page - Analog Devices ADP1031ACPZ-5-R7 Datasheet HTML 30Page - Analog Devices ADP1031ACPZ-5-R7 Datasheet HTML 31Page - Analog Devices ADP1031ACPZ-5-R7 Datasheet HTML 32Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 38 page
background image
ADP1031
Data Sheet
Rev. A | Page 28 of 38
MSS
MCK
MO
MI
MSS1
MSS4
MSS3
MSS2
SSS
SCK
SI
SO
MCK
MO
MI
TO CHANNEL 5
THROUGH
CHANNEL 8
MSS
MCK
MO
MI
CHANNEL 2
MSS
MCK
MO
MI
CHANNEL 3
MSS
MCK
MO
MI
CHANNEL 4
CHANNEL 1
SSS
SCK
SI
SO
SSS
SCK
SI
SO
SSS
SCK
SI
SO
Figure 69. Multichannel SPI Muxing Scheme
The MI, SCK, and SI outputs are also tristated when MSS is
high (see Table 13) to allow a more flexible design and to avoid
the requirement for external multiplexing of MI in a multichannel
system. Figure 69 shows how the SPI busses from multiple
ADP1031 devices can be connected together.
Table 13. SPI MSS Gating
Parameter
MSS High
MSS Low
SSS
High
Low
SCK
Tristate
MCK
SI
Tristate
MO
MI
Tristate
SO
Connect a pull-up or pull-down resistor to MI, SCK, and SI to
pull these pins to the desired logic state when MSS is high.
GPIO Data Channels
The general-purpose data channels are provided as space-saving
isolated datapaths where timing is not critical. The dc value of
all low speed general-purpose inputs, on a given side of the
device, are sampled simultaneously, packetized, and shifted
across a single isolation coil. The process is then reversed by
reading the inputs on the opposite side of the device, packetizing
the inputs and sending these inputs back for similar processing.
Because of the sampled nature of this process, the general-
purpose data channels exhibit a sampling uncertainty that
resembles 19.5 µs peak jitter.
For proper operation of the GPIO channels, refer to Table 14.
Power both MVDD and SVDD2 within the specified input
voltage range for these pins.
Table 14. Truth Table for GPIO Channels
MVDD State
SVDD2 State
xGPIx
MGPOx
SGPOx
Test Conditions/Comments
Unpowered
Powered
Don’t care
Low
Low
During startup
Powered
Unpowered
Don’t care
Low
Low
During startup
Powered
Powered
High
High
High
Normal operation
Powered
Powered
Low
Low
Low
Normal operation
Powered
Powered to Unpowered
Don’t care
Hold
Low
Hold means that the current state
of the outputs are preserved
Powered to Unpowered
Powered
Don’t care
Low
Hold
Hold means that the current state
of the outputs are preserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com