| 전자부품 데이터시트 검색엔진 |
|
ADP1850ACPZ-R7 데이터시트(PDF) 31 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP1850ACPZ-R7 데이터시트(HTML) 31 Page - Analog Devices |
|
31 / 32 page ![]() Data Sheet ADP1850 Rev. C | Page 31 of 32 OUTLINE DIMENSIONS 0.50 0.40 0.30 1 0.50 BSC BOTTOM VIEW TOP VIEW TOP VIEW PIN 1 INDICATOR 32 9 16 17 24 25 8 EXPOSED PAD SEATING PLANE 0.05 MAX 0.02 NOM 0.20 REF COPLANARITY 0.08 0.30 0.25 0.18 5.10 5.00 SQ 4.90 0.80 0.75 0.70 FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET. 0.25 MIN 3.75 3.60 SQ 3.55 COMPLIANT TO JEDEC STANDARDS MO-220-WHHD-5. PIN 1 INDIC ATOR AREA OPTIONS (SEE DETAIL A) DETAIL A (JEDEC 95) Figure 48. 32-Lead Lead Frame Chip Scale Package [LFCSP] 5 mm × 5 mm Body and 0.75 mm Package Height (CP-32-12) Dimensions shown in millimeters ORDERING GUIDE Model1 Temperature Range Package Description Package Option ADP1850ACPZ-R7 −40°C to +85°C 32-Lead Lead Frame Chip Scale Package [LFCSP] CP-32-12 ADP1850SP-EVALZ Evaluation Board in Single-Phase Mode with 14 A Output ADP1850DP-EVALZ Evaluation Board in Dual-Phase Mode with 50 A Output 1 Z = RoHS Compliant Part. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |