전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC5644BCAMMJ1 데이터시트(PDF) 82 Page - NXP Semiconductors

부품명 MPC5644BCAMMJ1
상세설명  MPC5646C Microcontroller Datasheet
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC5644BCAMMJ1 데이터시트(HTML) 82 Page - NXP Semiconductors

Back Button MPC5644BCAMMJ1 Datasheet HTML 78Page - NXP Semiconductors MPC5644BCAMMJ1 Datasheet HTML 79Page - NXP Semiconductors MPC5644BCAMMJ1 Datasheet HTML 80Page - NXP Semiconductors MPC5644BCAMMJ1 Datasheet HTML 81Page - NXP Semiconductors MPC5644BCAMMJ1 Datasheet HTML 82Page - NXP Semiconductors MPC5644BCAMMJ1 Datasheet HTML 83Page - NXP Semiconductors MPC5644BCAMMJ1 Datasheet HTML 84Page - NXP Semiconductors MPC5644BCAMMJ1 Datasheet HTML 85Page - NXP Semiconductors MPC5644BCAMMJ1 Datasheet HTML 86Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 116 page
background image
MPC5646C Microcontroller DataSheet, Rev. 7
Electrical Characteristics
NXP Semiconductors
82
4.18
Fast Ethernet Controller
MII signals use CMOS signal levels compatible with devices operating at 3.3 V. Signals are not TTL compatible. They follow
the CMOS electrical characteristics.
4.18.1
MII Receive Signal Timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK)
The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency
requirement. In addition, the system clock frequency must exceed four times the RX_CLK frequency in 2:1 mode and two times
the RX_CLK frequency in 1:1 mode.
Figure 21. MII receive signal timing diagram
4.18.2
MII Transmit Signal Timing (TXD[3:0], TX_EN, TX_ER, TX_CLK)
The transmitter functions correctly up to a TX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency
requirement. In addition, the system clock frequency must exceed four times the TX_CLK frequency in 2:1 mode and two times
the TX_CLK frequency in 1:1 mode.
The transmit outputs (TXD[3:0], TX_EN, TX_ER) can be programmed to transition from either the rising or falling edge of
TX_CLK, and the timing is the same in either case. This options allows the use of non-compliant MII PHYs.
Refer to the Fast Ethernet Controller (FEC) chapter of the MPC5646C Reference Manual for details of this option and how to
enable it.
9 Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a
combination of Offset, Gain and Integral Linearity errors.
Table 44. MII Receive Signal Timing
Spec
Characteristic
Min
Max
Unit
M1
RXD[3:0], RX_DV,
RX_ER to RX_CLK
setup
5—
ns
M2
RX_CLK to
RXD[3:0], RX_DV,
RX_ER hold
5—
ns
M3
RX_CLK pulse width
high
35%
65%
RX_CLK period
M4
RX_CLK pulse width
low
35%
65%
RX_CLK period
M1
M2
RX_CLK (input)
RXD[3:0] (inputs)
RX_DV
RX_ER
M3
M4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com