| 전자부품 데이터시트 검색엔진 |
|
BLF189XRAS 데이터시트(PDF) 2 Page - Ampleon Netherlands B.V. |
|
|
|||||||||||||||||||||||||||||
BLF189XRAS 데이터시트(HTML) 2 Page - Ampleon Netherlands B.V. |
|
2 / 14 page ![]() BLF189XRA_BLF189XRAS All information provided in this document is subject to legal disclaimers. © Ampleon Netherlands B.V. 2017. All rights reserved. Product data sheet Rev. 1 — 6 November 2017 2 of 14 BLF189XRA; BLF189XRAS Power LDMOS transistor 2. Pinning information [1] Connected to flange. 3. Ordering information 4. Limiting values [1] Continuous use at maximum temperature will affect the reliability, for details refer to the online MTF calculator. Table 2. Pinning Pin Description Simplified outline Graphic symbol BLF189XRA (SOT539A) 1drain1 2drain2 3gate1 4gate2 5source [1] BLF189XRAS (SOT539B) 1drain1 2drain2 3gate1 4gate2 5source [1] 5 12 4 3 4 3 5 1 2 sym117 5 12 4 3 4 3 5 1 2 sym117 Table 3. Ordering information Type number Package Name Description Version BLF189XRA - flanged balanced ceramic package; 2 mounting holes; 4 leads SOT539A BLF189XRAS - earless flanged balanced ceramic package; 4 leads SOT539B Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter Conditions Min Max Unit VDS drain-source voltage - 135 V VGS gate-source voltage 6+11 V Tstg storage temperature 65 +150 C Tj junction temperature [1] - 225 C |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |